# MOTOROLA SEMICONDUCTOR I TECHNICAL DATA

# Designer's Data Sheet

# Power Field Effect Transistor

# N-Channel Enhancement-Mode Silicon Gate TMOS


These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds Switching Times Specified at 100°C
- Designer's Data I<sub>DSS</sub>, V<sub>DS(on)</sub>, V<sub>GS(th)</sub> and SOA Specified at Elevated Temperature
- Rugged SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



# MTH15N20 MTM15N20

TMOS POWER FETS 15 AMPERES rDS(on) = 0.16 OHM 200 VOLTS





MTM15N20 CASE 197A-02 TO-204AE



MTH15N20 CASE 340-02 TO-218AC

### **MAXIMUM RATINGS**

Bosto -	Completed	MTH or MTM		
Rating	Symbol	15N20	Unit	
Drain-Source Voltage	VDSS	200	Vdc	
Drain-Gate Voltage (R <sub>GS</sub> = 1 MΩ)	V <sub>DGR</sub>	200	Vdc	
Gate-Source Voltage Continuous Non-repetitive (t <sub>p</sub> ≤ 50 μs)	V <sub>GS</sub> V <sub>GSM</sub>	± 20 ± 40	Vdc Vpk	
Drain Current — Continuous — Pulsed	I <sub>D</sub>	15 80	Adc	
Total Power Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	PD	150 1.2	Watts W.º°C	
Operating and Storage Temperature Range	TJ, Tstg	-65 to 150	,C	

### THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	R <sub>ØJC</sub> R <sub>ØJA</sub>	0.83 30	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	ΤL	275	°C

# **ELECTRICAL CHARACTERISTICS** (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS			•	•
Drain-Source Breakdown Voltage (VGS = 0, ID = 0.25 mA) MTH15N20, MTM15N20	V(BR)DSS	200	_	Vdc
Zero Gate Voltage Drain Current $\{V_{DS} = Rated\ V_{DSS},\ V_{GS} = 0\}$ $\{T_J = 125^{\circ}C\}$	IDSS	<del>-</del>	10 100	μAdc
Gate-Body Leakage Current, Forward (VGSF = 20 Vdc, VDS = 0)	IGSSF		100	nAdc
Gate-Body Leakage Current, Reverse (VGSR = 20 Vdc, VDS = 0)	IGSSR	_	100	nAdd

(continued)

Designer's Data for "Worst Case" Conditions -- The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

# MTH/MTM15N20

# **ELECTRICAL CHARACTERISTICS** — continued ( $T_C = 25^{\circ}C$ unless otherwise noted)

			-	•
	V <sub>GS(th)</sub>	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance (VGS = 10 Vdc, ID = 7.5 Adc)		-	0.16	Ohm
Drain-Source On-Voltage (V <sub>GS</sub> = 10 V) (I <sub>D</sub> = 15 Adc) (I <sub>D</sub> = 7.5 Adc, T <sub>J</sub> = 100°C)		_	3 2.4	Vdc
)	9 <sub>FS</sub>	4		mhos
			,	
		_	2000	pF
25 V, V <sub>GS</sub> = 0, = 1 MHz)	Coss	_	700	1
T = 1 WINZI		_	200	1
			-	•
	td(on)	_	60	ns
V, I <sub>D</sub> = 0.5 Rated I <sub>D</sub>	t <sub>r</sub>		300	
R <sub>gen</sub> = 50 ohms) See F <sub>i</sub> gures 13 and 14			220	-
			250	
0.8 Rated Vocc	$\alpha_{\mathrm{g}}$	60 (Typ)	75	nC
d ID, VGS = 10 V)	Qgs	35 (Typ)	_	
See Figure 12		25 (Typ)		
= Rated ID	V <sub>SD</sub>	1.5 (Typ)	2.1	Vdc
V <sub>GS</sub> = 0)		Limited by stray inductance		
	t <sub>rr</sub>	450 (Typ)		ns
			,	•
closer	L <sub>d</sub>	5 (Typ)	_	пН
kage	L <sub>S</sub>	12.5 (Typ)		
to center of die)	L <sub>d</sub>	4 (Typ) 5 (Typ)		нН
e to center of die)	L <sub>S</sub>	10 (Typ)	-	
	25 V, V <sub>GS</sub> = 0, = 1 MHz)  /, I <sub>D</sub> = 0.5 Rated I <sub>D</sub> = 50 ohms! ures 13 and 14  0.8 Rated V <sub>DSS</sub> , d I <sub>D</sub> , V <sub>GS</sub> = 10 V) = Figure 12  = Rated I <sub>D</sub> I <sub>GS</sub> = 0)  loser  kage	TDS(on)   TDS(on)   VDS(on)   VDS(on)   VDS(on)   VDS(on)   VDS(on)   VDS(on	2   1.5	2

<sup>\*</sup>Pulse Test: Pulse Width  $\approx$  300  $\mu$ s. Duty Cycle  $\approx$  2%

# TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

### MTH/MTM15N20

# SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

#### FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

### **SWITCHING SAFE OPERATING AREA**

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, IDM and the breakdown voltage, V(BR)DSS. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

Figure 9. Resistive Switching Time Variation With Gate Resistance

RG. GATE RESISTANCE (OHMS)





Figure 10. Thermal Response



VGS, GATE SOURCE VOLTAGE (VOLTS)  $T_J = 25^{\circ}C$ = 20 AD 10  $V_{DS} = 66 \text{ V}$ 0 10 20 30 40 50 60 70 80 90 100 Qq, TOTAL GATE CHARGE (nC)

Figure 11. Capacitance Variation

Figure 12. Gate Charge versus Gate-to-Source Voltage

# **RESISTIVE SWITCHING**




Figure 13. Switching Test Circuit

Figure 14. Switching Waveforms

50%

# **OUTLINE DIMENSIONS**

