## Product Specification

## PE42441

## UltraCMOS ${ }^{\circledR}$ SP4T RF Switch 10 MHz - 8 GHz

## Product Description

The PE42441 is a HaRPTM technology-enhanced absorptive SP4T RF switch designed for use in various switching applications spanning multiple markets including wireless infrastructure, broadband, and wireless connectivity.

This switch has four symmetric RF ports and delivers low insertion loss and exceptional isolation. An on-chip CMOS decode logic facilitates a two-pin low voltage CMOS control interface. In addition, no external blocking capacitors are required if 0 VDC is present on RF ports.

The PE42441 is manufactured on pSemi's UltraCMOS ${ }^{\circledR}$ process, a patented variation of silicon-on-insulator (SOI) technology on a sapphire substrate.
pSemi's HaRP™ technology enhancements deliver high linearity and excellent harmonics performance. It is an innovative feature of the UltraCMOS ${ }^{\circledR}$ process, offering the performance of GaAs with the economy and integration of conventional CMOS.

Figure 1. Functional Diagram


## Features

- Four symmetric $50 \Omega$ absorptive ports
- High isolation
- 45 dB @ 3 GHz
- 39 dB @ 6 GHz
- 31 dB @ 8 GHz
- Low insertion loss
- 0.8 dB @ 3 GHz
- 1.0 dB @ 6 GHz
- 1.2 dB @ 8 GHz
- High linearity
- 58 dBm IIP3 @ 8 GHz
- 110 dBm IIP2 @ 8 GHz
- 1.8 V control logic compatible
- ESD performance
- 2 kV HBM on all pins
- 100 V MM on all pins
- 1 kV CDM on all pins

Figure 2. Package Type
32-lead 5x5 mm LGA


Table 1. Electrical Specifications @ $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}\left(\mathrm{Z}_{\mathrm{S}}=\mathrm{Z}_{\mathrm{L}}=50 \Omega\right)$, unless otherwise specified

| Parameter | Path | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating frequency |  |  | 10 MHz |  | 8 GHz |  |
| Insertion loss | RFC-RFX | $\begin{aligned} & 10 \mathrm{MHz}-3000 \mathrm{MHz} \\ & 3000 \mathrm{MHz}-6000 \mathrm{MHz} \\ & 6000 \mathrm{MHz}-7500 \mathrm{MHz} \\ & 7500 \mathrm{MHz}-8000 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 0.8 \\ & 1.0 \\ & 1.1 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & 1.1 \\ & 1.3 \\ & 1.5 \\ & 1.6 \end{aligned}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Isolation <br> (active port to terminated port) | RFX-RFX | $\begin{aligned} & 10 \mathrm{MHz}-3000 \mathrm{MHz} \\ & 3000 \mathrm{MHz}-6000 \mathrm{MHz} \\ & 6000 \mathrm{MHz}-7500 \mathrm{MHz} \\ & 7500 \mathrm{MHz}-8000 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 40 \\ & 34 \\ & 27 \\ & 25 \end{aligned}$ | $\begin{aligned} & 45 \\ & 39 \\ & 32 \\ & 31 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Isolation (common port to active port) | RFC-RFX | $\begin{aligned} & 10 \mathrm{MHz}-3000 \mathrm{MHz} \\ & 3000 \mathrm{MHz}-6000 \mathrm{MHz} \\ & 6000 \mathrm{MHz}-7500 \mathrm{MHz} \\ & 7500 \mathrm{MHz}-8000 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 40 \\ & 28 \\ & 24 \\ & 21 \end{aligned}$ | $\begin{aligned} & 45 \\ & 33 \\ & 29 \\ & 27 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Return loss (common port) | RFX | $\begin{aligned} & 10 \mathrm{MHz}-3000 \mathrm{MHz} \\ & 3000 \mathrm{MHz}-6000 \mathrm{MHz} \\ & 6000 \mathrm{MHz}-7500 \mathrm{MHz} \\ & 7500 \mathrm{MHz}-8000 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 23 \\ & 18 \\ & 14 \\ & 13 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Return loss (active port) | RFX | $\begin{aligned} & 10 \mathrm{MHz}-3000 \mathrm{MHz} \\ & 3000 \mathrm{MHz}-6000 \mathrm{MHz} \\ & 6000 \mathrm{MHz}-7500 \mathrm{MHz} \\ & 7500 \mathrm{MHz}-8000 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 23 \\ & 18 \\ & 17 \\ & 16 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Return loss (terminated port) | RFX | $\begin{aligned} & 10 \mathrm{MHz}-3000 \mathrm{MHz} \\ & 3000 \mathrm{MHz}-6000 \mathrm{MHz} \\ & 6000 \mathrm{MHz}-7500 \mathrm{MHz} \\ & 7500 \mathrm{MHz}-8000 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 18 \\ & 13 \\ & 11 \\ & 10 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Input 0.1 dB compression point ${ }^{1}$ | RFC-RFX | $10 \mathrm{MHz}-8000 \mathrm{MHz}$ |  | 31 |  | dBm |
| Input IP3 | RFC-RFX | 8000 MHz |  | 58 |  | dBm |
| Input IP2 | RFC-RFX | 8000 MHz |  | 110 |  | dBm |
| Switching time |  | $50 \%$ CTRL to $90 \%$ or $10 \%$ RF |  | 5 | 8 | $\mu \mathrm{s}$ |
| Settling time |  | $50 \%$ CTRL to 0.05 dB final value ( -40 to $+85^{\circ} \mathrm{C}$ ) rising edge $50 \%$ CTRL to 0.05 dB final value ( -40 to $+85^{\circ} \mathrm{C}$ ) falling edge |  | $\begin{aligned} & 14 \\ & 15 \end{aligned}$ | $\begin{aligned} & 18 \\ & 45 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |

Note 1: The input 0.1 dB compression point is a linearity figure of merit. Refer to Table 3 for the operating RF input power ( $50 \Omega$ ).

Figure 3. Pin Configuration (Top View)


Table 2. Pin Descriptions

| Pin \# | Pin <br> Name | Description |
| :---: | :---: | :--- |
| $1,3-6,8$, <br> $9-12,14-17$, <br> $19-22,24-26, ~$ <br> $28,31,32$ | GND | Ground |
| 2 | RF4 $^{1}$ | RF port |
| 7 | RF2 $^{1}$ | RF port |
| 13 | RFC $^{1}$ | RF common |
| 18 | RF1 $^{1}$ | RF port |
| 23 | RF3 $^{1}$ | RF port |
| 27 | VDD $^{29}$ | Supply voltage |
| 29 | V1 $^{2}$ | Digital control logic input 1 |
| 30 | V2 | Digital control logic input 2 |
| Pad | GND | Exposed pad: Ground for proper operation |

Note 1: RF pins 2, 7, 13, 18, and 23 must be at OV DC. The RF pins do not require DC blocking capacitors for proper operation if the OV DC requirement is met

Table 3. Operating Ranges

| Parameter | Symbol | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{DD}}$ | 3.0 | 3.3 | 3.55 | V |
| Supply current | $\mathrm{I}_{\mathrm{DD}}$ |  | 90 | 160 | $\mu \mathrm{~A}$ |
| Digital input high (V1, V2) | $\mathrm{V}_{\mathrm{IH}}$ | 1.2 | 1.5 | $\mathrm{~V}_{\mathrm{DD}}$ | V |
| Digital input low (V1, V2) | $\mathrm{V}_{\mathrm{IL}}$ | 0 | 0 | 0.4 | V |
| Digital input current | $\mathrm{I}_{\mathrm{CTRL}}$ |  |  | 1 | $\mu \mathrm{~A}$ |
| RF input power, CW ${ }^{1}$ <br> $10 \mathrm{MHz} \mathrm{-} \mathrm{8} \mathrm{GHz}$ | $\mathrm{P}_{\text {MAX,CW }}$ |  |  | See <br> Fig. 4 | dBm |
| RF input power into <br> terminated ports, CW <br> $10 \mathrm{MHz}-8 \mathrm{GHz}$ | $\mathrm{P}_{\text {MAA,,TERM }}$ |  |  | +20 | dBm |
| Operating temperature <br> range | $\mathrm{T}_{\text {OP }}$ | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |

Notes: $\quad 1.100 \%$ duty cycle ( -40 to $+85^{\circ} \mathrm{C}, 1: 1$ VSWR)

Table 4. Absolute Maximum Ratings

| Parameter/Condition | Symbol | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{DD}}$ | -0.3 | 4.0 | V |
| Digital input voltage (V1, V2) | $\mathrm{V}_{\text {CTRL }}$ | -0.3 | 4.0 | V |
| Maximum input power <br> $10 \mathrm{MHz}-8 \mathrm{GHz}$ | $\mathrm{P}_{\text {MAX,ABS }}$ |  | See <br> Fig. 4 | dBm |
| Storage temperature range | $\mathrm{T}_{\text {ST }}$ | -60 | +150 | ${ }^{\circ} \mathrm{C}$ |
| ESD voltage $\mathrm{HBM}^{1}$, all pins | $\mathrm{V}_{\text {ESD,,НвM }}$ |  | 2 | kV |
| ESD voltage $\mathrm{MM}^{2}$, all pins | $\mathrm{V}_{\text {ESD,MM }}$ |  | 100 | V |
| ESD voltage $\mathrm{CDM}^{3}$, all pins | $\mathrm{V}_{\text {ESD,MM }}$ |  | 1 | kV |

Notes: 1. Human Body Model (MIL-STD 883 Method 3015.7)
2. Machine Model (JEDEC JESD22-A115-A)
3. Charged Device Model (JEDEC JESD22-C101)

Exceeding absolute maximum ratings may cause permanent damage. Operation should be restricted to the limits in the Operating Ranges table. Operation between operating range maximum and absolute maximum for extended

## Electrostatic Discharge (ESD) Precautions

When handling this UltraCMOS ${ }^{\circledR}$ device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the specified rating.

## Latch-Up Avoidance

Unlike conventional CMOS devices, UltraCMOS ${ }^{\circledR}$ devices are immune to latch-up.

## Switching Frequency

The PE42441 has a maximum 25 kHz switching rate. Switching frequency describes the time duration between switching events. Switching time is the time duration between the point the control signal reaches $50 \%$ of the final value and the point the output signal reaches within $10 \%$ or $90 \%$ of its target value.

Table 5. Truth Table

| State | V1 | V2 |
| :--- | :---: | :---: |
| RF1 on | 0 | 0 |
| RF2 on | 1 | 0 |
| RF3 on | 0 | 1 |
| RF4 on | 1 | 1 |

## Moisture Sensitivity Level

The Moisture Sensitivity Level rating for the PE42441 in the 32-lead $5 \times 5 \mathrm{~mm}$ LGA package is MSL3.

## Spurious Performance

The typical spurious performance of the PE42441 is -144 dBm .

Figure 4. Power De-rating Curve vs Temperature


## Typical Performance Data @ $25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ unless otherwise specified

Figure 5. Insertion Loss (RFC-RFX)


Figure 6. Insertion Loss vs. Temp (RFC-RFX)


Figure 7. Insertion Loss vs. $\mathrm{V}_{\mathrm{DD}}$ (RFC-RFX)


## Typical Performance Data @ $25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$, unless otherwise specified

Figure 8. RFC Port Return Loss vs. Temp


Figure 10. Active Port Return Loss vs. Temp


Figure 9. RFC Port Return Loss vs. $\mathrm{V}_{\mathrm{DD}}$


Figure 11. Active Port Return Loss vs. $\mathrm{V}_{\mathrm{DD}}$


## Typical Performance Data @ $25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$, unless otherwise specified

Figure 12. Terminated Port Return Loss vs. Temp


Figure 14. Isolation vs. Temp (RFX-RFX)


Figure 13. Terminated Port Return Loss vs. $\mathrm{V}_{\mathrm{DD}}$


Figure 15. Isolation vs. $\mathrm{V}_{\mathrm{DD}}$ (RFX-RFX)


## Typical Performance Data @ $25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$, unless otherwise specified

Figure 16. Isolation vs. Temp (RFC-RFX)


Figure 17. Isolation vs. $\mathrm{V}_{\mathrm{DD}}$ (RFC-RFX)


Figure 18. Linearity Performance


## Evaluation Kit

The SP4T switch EK Board was designed to ease customer evaluation of pSemi's PE42441. The RF common port is connected through a $50 \Omega$ transmission line via the top SMA connector, J1. RF1, RF2, RF3 and RF4 are connected through $50 \Omega$ transmission lines via SMA connectors J2, J4, J3 and J5, respectively. A through $50 \Omega$ transmission is available via SMA connectors J 6 and J 7 . This transmission line can be used to estimate the loss of the PCB over the environmental conditions being evaluated.

The board is constructed of a four metal layer material with a total thickness of 62 mils. The dual clad top RF layer is Rogers RO4003 material with an 8 mil RF core and er $=3.55$. The middle layers provide ground for the transmission lines. The transmission lines were designed using a coplanar waveguide with ground plane model using a trace width of 15 mils, trace gaps of 10 mils, and metal

Figure 19. Evaluation Board Layouts


Figure 20. Evaluation Board Schematic


Figure 21. Package Drawing


Figure 22. Marking Specifications


Figure 23. Tape and Reel Drawing


Section A-A
---------- Tape Feed Direction

Notes: 1. 10 sprocket hole pitch cumulative tolerance $\pm 0.02$
$A o=5.25 \pm 0.05 \mathrm{~mm}$
2. Camber not to exceed 1 mm in 100 mm
3. Material: PS + C

Bo $=5.25 \pm 0.05 \mathrm{~mm}$
4. Ao and Bo measured as indicated
5. Ko measured from a plane on the inside bottom of the pocket to the top surface of the carrier
6. Pocket position relative to sprocket hole measured
as true position of pocket, not pocket hole


Device Orientation in Tape

Table 6. Ordering Information

| Order Code | Description | Package | Shipping Method |
| :---: | :---: | :---: | :---: |
| PE42441C-Z | PE42441 SP4T RF switch | Green 32-lead 5x5 mm LGA | 3000 units / T\&R |
| PE42441E-Z | PE42441 SP4T RF switch | Green 32-lead 5x5 mm LGA | 3000 units / T\&R |
| EK42441-03 | PE42441 Evaluation kit | Evaluation kit | $1 /$ Box |
| EK42441-04 | PE42441 Evaluation kit | Evaluation kit | $1 /$ Box |

## Sales Contact and Information

For sales and contact information please visit www.psemi.com.


No patent rights or licenses to any circuits described in this document are implied or granted to any third party. pSemi's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the pSemi product could create a situation in which personal injury or death might occur. pSemi assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.
The Peregrine Semiconductor name, Peregrine Semiconductor logo and UltraCMOS are registered trademarks and the pSemi name, pSemi logo, HaRP and DuNE are trademarks of pSemi Corporation in the U.S. and other countries.

