




128K×8 CMOS SRAM


Features

- Organization: 131,072 words × 8 bits
- High speed
  - 10/12/15/20 ns address access time
  - 3/3/4/5 ns output enable access time
- Low power consumption
  - Active: 660 mW max (15 ns cycle)
  - Standby: 55 mW max, CMOS I/O
  - Very low DC component in active power
- 2.0V data retention
- Equal access and cycle times
- Easy memory expansion with  $\overline{CET}$ , CE2,  $\overline{OE}$  inputs
- TTL/LVTTL-compatible, three-state I/O
- 32-pin JEDEC standard packages
  - 300 mil PDIP and SOJ
  - Socket compatible with 7C512 (64K×8)
  - 400 mil PDIP and SOJ
  - 8×20 TSOP
- ESD protection ≥ 2000 volts
- Latch-up current ≥ 200 mA
- 3.3V and 5.0V versions available
- Industrial and commercial temperature available

Logic block diagram



Pin arrangement



Selection guide

		7C1024-10	7C1024-12	7C1024-15	7C1024-20	Unit
		-	7C31024-12	7C31024-15	7C31024-20	
Maximum address access time		10	12	15	20	ns
Maximum output enable access time		3	3	4	5	ns
Maximum operating current	AS7C1024	175	160	120	110	mA
	AS7C31024	-	100	70	65	mA
Maximum CMOS standby current		10.0	10.0	10.0	10.0	mA

Shaded areas contain advance information.



## Functional description

The AS7C1024 and AS7C31024 are high performance CMOS 1,048,576-bit Static Random Access Memories (SRAM) organized as 131,072 words  $\times$  8 bits. It is designed for memory applications where fast data access, low power, and simple interfacing are desired.

Equal address access and cycle times ( $t_{AA}$ ,  $t_{RC}$ ,  $t_{WC}$ ) of 10/12/15/20 ns with output enable access times ( $t_{OE}$ ) of 3/3/4/5 ns are ideal for high performance applications. Active high and low chip enables ( $\overline{CE1}$ , CE2) permit easy memory expansion with multiple-bank memory systems.

When  $\overline{CE1}$  is HIGH or CE2 is LOW the device enters standby mode. The standard AS7C1024 is guaranteed not to exceed 55 mW power consumption in standby mode. Both devices offer 2.0V data retention.

A write cycle is accomplished by asserting write enable ( $\overline{WE}$ ) and both chip enables ( $\overline{CE1}$ , CE2). Data on the input pins I/O0-I/O7 is written on the rising edge of  $\overline{WE}$  (write cycle 1) or the active-to-inactive edge of  $\overline{CE1}$  or CE2 (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable ( $\overline{OE}$ ) or write enable ( $\overline{WE}$ ).

A read cycle is accomplished by asserting output enable ( $\overline{OE}$ ) and both chip enables ( $\overline{CE1}$ , CE2), with write enable ( $\overline{WE}$ ) HIGH. The chip drives I/O pins with the data word referenced by the input address. When either chip enable or output enable is inactive, or write enable is active, output drivers stay in high-impedance mode.

All chip inputs and outputs are TTL/LVTTL-compatible, and operation is from a single 5V supply (AS7C1024) or 3.3V supply (AS7C31024). The AS7C1024 and AS7C31024 are packaged in common industry standard packages.

## Absolute maximum ratings

Parameter	Symbol	Min	Max	Unit
Voltage on any pin relative to GND	$V_t$	-0.5	+7.0	V
Power dissipation	$P_D$	-	1.0	W
Storage temperature (plastic)	$T_{stg}$	-55	+150	$^{\circ}\text{C}$
Temperature under bias	$T_{bias}$	-10	+85	$^{\circ}\text{C}$
DC output current	$I_{out}$	-	20	mA

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## Truth table

$\overline{CE1}$	CE2	$\overline{WE}$	$\overline{OE}$	Data	Mode
H	X	X	X	High Z	Standby ( $I_{SB}$ , $I_{SB1}$ )
X	L	X	X	High Z	Standby ( $I_{SB}$ , $I_{SB1}$ )
L	H	H	H	High Z	Output disable
L	H	H	L	$D_{out}$	Read
L	H	L	X	$D_{in}$	Write

Key: X = Don't Care, L = LOW, H = HIGH

## Recommended operating conditions

Parameter		Symbol	Min	Nominal	Max	Unit
Supply voltage	AS7C1024	$V_{CC}$	4.5	5.0	5.5	V
	AS7C31024	$V_{CC}$	3.0	3.3	3.6	V
		GND	0.0	0.0	0.0	V
Input voltage	AS7C1024	$V_{IH}$	2.2	-	$V_{CC} + 0.5$	V
	AS7C31024	$V_{IH}$	2.0	-	$V_{CC} + 0.5$	V
		$V_{IL}$	-0.5	-	0.8	V

$\dagger V_{IL} \text{ min} = -3.0\text{V}$  for pulse width less than  $t_{RC}/2$ .



## DC operating characteristics <sup>1</sup>

Parameter	Symbol	Test conditions	-10		-12		-15		-20		Unit	
			Min	Max	Min	Max	Min	Max	Min	Max		
Input leakage current	$ I_{LI} $	$V_{CC} = \text{Max},$ $V_{in} = \text{GND to } V_{CC}$	-	1	-	1	-	1	-	1	$\mu\text{A}$	
Output leakage current	$ I_{LO} $	$\overline{\text{CE1}} = V_{IH} \text{ or } \text{CE2} = V_{IL},$ $V_{CC} = \text{Max},$ $V_{out} = \text{GND to } V_{CC}$	-	1	-	1	-	1	-	1	$\mu\text{A}$	
Operating power supply current	$I_{CC}$	$\overline{\text{CE1}} = V_{IL}, \text{CE2} = V_{IH},$ $f = f_{\text{max}}, I_{\text{out}} = 0 \text{ mA}$	AS7C1024	-	175	-	160	-	120	-	110	mA
			AS7C31024	-	-	-	100	-	70	-	65	mA
Standby power supply current	$I_{SB}$	$\overline{\text{CE1}} = V_{IH} \text{ or } \text{CE2} = V_{IL},$ $f = f_{\text{max}}$	-	55	-	50	-	40	-	40	mA	
			$I_{SB1}$	$\overline{\text{CE1}} \geq V_{CC} - 0.2\text{V} \text{ or } \text{CE2} \leq 0.2\text{V},$ $V_{in} \leq 0.2\text{V} \text{ or } V_{in} \geq V_{CC} - 0.2\text{V},$ $f = 0$	-	10	-	10	-	10	-	10
Output voltage	$V_{OL}$	$I_{OL} = 8 \text{ mA}, V_{CC} = \text{Min}$	-	0.4	-	0.4	-	0.4	-	0.4	V	
	$V_{OH}$	$I_{OH} = -4 \text{ mA}, V_{CC} = \text{Min}$	2.4	-	2.4	-	2.4	-	2.4	-	V	

Shaded areas contain advance information.

## Capacitance <sup>2</sup>

( $f = 1 \text{ MHz}, T_a = \text{Room temperature}, V_{CC} = 5\text{V}$ )

Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	$C_{IN}$	A, $\overline{\text{CE1}}, \text{CE2}, \overline{\text{WE}}, \overline{\text{OE}}$	$V_{in} = 0\text{V}$	5	pF
I/O capacitance	$C_{I/O}$	I/O	$V_{in} = V_{out} = 0\text{V}$	7	pF

## Read cycle <sup>3,9,12</sup>

Parameter	Symbol	-10		-12		-15		-20		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Read cycle time	$t_{RC}$	10	-	12	-	15	-	20	-	ns	
Address access time	$t_{AA}$	-	10	-	12	-	15	-	20	ns	3
Chip enable ( $\overline{\text{CE1}}$ ) access time	$t_{ACE1}$	-	10	-	12	-	15	-	20	ns	3, 12
Chip enable ( $\text{CE2}$ ) access time	$t_{ACE2}$	-	10	-	12	-	15	-	20	ns	3, 12
Output enable ( $\overline{\text{OE}}$ ) access time	$t_{OE}$	-	3	-	3	-	4	-	5	ns	
Output hold from address change	$t_{OH}$	2	-	3	-	3	-	3	-	ns	5
$\overline{\text{CE1}}$ LOW to output in Low Z	$t_{CLZ1}$	3	-	3	-	3	-	3	-	ns	4, 5, 12
$\text{CE2}$ HIGH to output in Low Z	$t_{CLZ2}$	3	-	3	-	3	-	3	-	ns	4, 5, 12
$\overline{\text{CE1}}$ HIGH to output in High Z	$t_{CHZ1}$	-	3	-	3	-	4	-	5	ns	4, 5, 12
$\text{CE2}$ LOW to output in High Z	$t_{CHZ2}$	-	3	-	3	-	4	-	5	ns	4, 5, 12
$\overline{\text{OE}}$ LOW to output in Low Z	$t_{OLZ}$	0	-	0	-	0	-	0	-	ns	4, 5
$\overline{\text{OE}}$ HIGH to output in High Z	$t_{OHZ}$	-	3	-	3	-	4	-	5	ns	4, 5
Power up time	$t_{PU}$	0	-	0	-	0	-	0	-	ns	4, 5, 12
Power down time	$t_{PD}$	-	10	-	12	-	15	-	20	ns	4, 5, 12




Key to switching waveforms

Rising input     
  Falling input     
  Undefined output/don't care


Read waveform 1 <sup>3,6,7,9,12</sup>

Address controlled



Read waveform 2 <sup>3,6,8,9,12</sup>

CE1 and CE2 controlled



Write cycle <sup>11, 12</sup>


Parameter	Symbol	-10		-12		-15		-20		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Write cycle time	$t_{WC}$	10	–	12	–	15	–	20	–	ns	
Chip enable (CE1) to write end	$t_{CW1}$	9	–	10	–	12	–	12	–	ns	12
Chip enable (CE2) to write end	$t_{CW2}$	9	–	10	–	12	–	12	–	ns	12
Address setup to write end	$t_{AW}$	9	–	10	–	12	–	12	–	ns	
Address setup time	$t_{AS}$	0	–	0	–	0	–	0	–	ns	12
Write pulse width	$t_{WP}$	7	–	8	–	9	–	12	–	ns	
Address hold from end of write	$t_{AH}$	0	–	0	–	0	–	0	–	ns	
Data valid to write end	$t_{DW}$	6	–	6	–	9	–	10	–	ns	
Data hold time	$t_{DH}$	0	–	0	–	0	–	0	–	ns	4, 5
Write enable to output in High Z	$t_{WZ}$	–	5	–	5	–	5	–	5	ns	4, 5
Output active from write end	$t_{OW}$	3	–	3	–	3	–	3	–	ns	4, 5

Shaded areas contain advance information.




Write waveform 1 <sup>10,11,12</sup>

WE controlled



Write waveform 2 <sup>10,11,12</sup>


$\overline{\text{CE1}}$  and CE2 controlled



Data retention characteristics <sup>14</sup>

Parameter	Symbol	Test conditions	Min	Max	Unit
V <sub>CC</sub> for data retention	V <sub>DR</sub>	V <sub>CC</sub> = 2.0V	2.0	–	V
Data retention current	I <sub>CCDR</sub>	$\overline{\text{CE1}} \geq V_{\text{CC}} - 0.2\text{V}$ or CE2 ≤ 0.2V	–	500	μA
Chip deselect to data retention time	t <sub>CDR</sub>		0	–	ns
Operation recovery time	t <sub>R</sub>	V <sub>in</sub> ≥ V <sub>CC</sub> - 0.2V or V <sub>in</sub> ≤ 0.2V	t <sub>RC</sub>	–	ns
Input leakage current	I <sub>LI</sub>		–	1	μA

Data retention waveform





### AC test conditions

- 5V output load: see Figure B, except as noted see Figure C.
- 3.3V output load: see Figure D, except as noted see Figure E.
- Input pulse level: GND to 3.0V. See Figure A.
- Input rise and fall times: 5 ns. See Figure A.
- Input and output timing reference levels: 1.5V.




Figure A: Input waveform






Figure B: Output load



\*including scope and jig capacitance

Figure C: Output load for  $t_{CLZ}$ ,  $t_{CHZ}$ ,  $t_{OLZ}$ ,  $t_{OHZ}$ ,  $t_{OW}$





Figure D: Output load



\*including scope and jig capacitance










Figure C: Output load for  $t_{CLZ}$ ,  $t_{CHZ}$ ,  $t_{OLZ}$ ,  $t_{OHZ}$ ,  $t_{OW}$

### Notes

- 1 During  $V_{CC}$  power-up, a pull-up resistor to  $V_{CC}$  on  $\overline{CET}$  is required to meet  $I_{SB}$  specification.
- 2 This parameter is sampled and not 100% tested.
- 3 For test conditions, see AC Test Conditions, Figures A, B, C.
- 4  $t_{CLZ}$  and  $t_{CHZ}$  are specified with  $CL = 5\text{pF}$  as in Figure C. Transition is measured  $\pm 500\text{mV}$  from steady-state voltage.
- 5 This parameter is guaranteed but not tested.
- 6  $\overline{WE}$  is HIGH for read cycle.
- 7  $\overline{CET}$  and  $\overline{OE}$  are LOW and  $CE2$  is HIGH for read cycle.
- 8 Address valid prior to or coincident with  $\overline{CE}$  transition LOW.
- 9 All read cycle timings are referenced from the last valid address to the first transitioning address.
- 10  $\overline{CET}$  or  $\overline{WE}$  must be HIGH or  $CE2$  LOW during address transitions.
- 11 All write cycle timings are referenced from the last valid address to the first transitioning address.
- 12  $\overline{CET}$  and  $CE2$  have identical timing.
- 13 This data applicable to the AS7C1024. The AS7C31024 functions similarly.
- 14 2V data retention applies to commercial temperature operating range only.



Typical DC and AC characteristics





### AS7C1024 ordering codes

Package \ Access time	10 ns	12 ns	15 ns	20 ns
Plastic DIP, 300 mil		AS7C1024-12TPC	AS7C1024-15TPC	AS7C1024-20TPC
		AS7C31024-12TPC	AS7C31024-15TPC	AS7C31024-20TPC
Plastic DIP, 400 mil		AS7C1024-12PC	AS7C1024-15PC	AS7C1024-20PC
		AS7C31024-12PC	AS7C31024-15PC	AS7C31024-20PC
Plastic SOJ, 300 mil	AS7C1024-10TJC	AS7C1024-12TJC	AS7C1024-15TJC	AS7C1024-20TJC
		AS7C31024-12TJC	AS7C31024-15TJC	AS7C31024-20TJC
Plastic SOJ, 400 mil	AS7C1024-10JC	AS7C1024-12JC	AS7C1024-15JC	AS7C1024-20JC
		AS7C31024-12JC	AS7C31024-15JC	AS7C31024-20JC
TSOP 8x20		AS7C1024-12TC	AS7C1024-15TC	AS7C1024-20TC
		AS7C31024-12TC	AS7C31024-15TC	AS7C31024-20TC

Shaded areas contain advance information.

### AS7C1024 part numbering system

AS7C	X	1024	-XX	X	X	
SRAM prefix	Blank = 5V CMOS 3 = 3.3V CMOS	Device number	Access time	Package: TP = PDIP 300 mil TJ = SOJ 300 mil T = TSOP 8x20	P = PDIP 400 mil J = SOJ 400 mil	C = Commercial temperature range, 0°C to 70 °C I = Industrial temperature range, -40°C to 85°C





Representatives and sales offices

**DOMESTIC REPS**

**ALABAMA**

Concord Component Reps  
Madison, AL  
(205) 772-8883

**ARIZONA**

O'Donnell Associates Southwest  
Phoenix, AZ  
(602) 944-9542

**ARKANSAS**

Southern States Marketing  
Richardson, TX  
(214) 238-7500

**CALIFORNIA**

North:  
Brooks Technical Group  
(graphics)  
Cupertino, CA  
(408) 252-3880

Centaur North Inc. (memories)  
San Jose, CA  
(408) 894-0182

**South:**

Action Technical Sales  
Cardiff, CA  
(760) 634-1488

Competitive Technology  
Irvine, CA  
(714) 450-0170

**COLORADO**

Technology Sales  
Denver, CO  
(303) 692-8835

**CONNECTICUT**

Kitchen & Kutchin Associates  
North Haven, CT  
(203) 239-0212

**DELAWARE**

L.D. Lowery  
Broomall, PA  
(610) 356-5300

**FLORIDA**

Southern States Marketing  
Palm Harbor, FL 34684  
(813) 781-1706

Southern States Marketing  
Maitland, FL 32751  
(407) 667-4858

Southern States Marketing  
Ft. Lauderdale, FL 33309  
(954) 776-4330

**GEORGIA**

Concord Component Reps  
Norcross, GA  
(770) 416-9597

**HAWAII**

Brooks Technical Group  
(graphics)  
Cupertino, CA  
(408) 252-3880

Centaur North Inc. (memories)  
San Jose, CA  
(408) 894-0182

**IDAHO**

ES/Chase  
Tigard, OR  
(503) 684-8500

**ILLINOIS**

El-Mech  
Chicago, IL  
(773) 794-9100

**CentTech**

Bridgeton, MO  
(314) 291-4230

**INDIANA**

CC Electro Sales  
Indianapolis, IN  
(317) 921-5000

**KANSAS**

CenTech  
Raytown, MO  
(816) 358-8100

**KENTUCKY**

CC Electro Sales  
Indianapolis, IN  
(317) 921-5000

**LOUISIANA**

Southern States Marketing  
Houston, TX  
(713) 895-8533

Southern States Marketing  
Richardson, TX  
(214) 238-7500

**MAINE**

Kitchen & Kutchin Associates  
Burlington, MA  
(617) 229-2660

**MARYLAND**

Chesapeake Technology  
Burtonsville, MD  
(301) 236-0530

**MASSACHUSETTS**

Kitchen & Kutchin Associates  
Burlington, MA  
(617) 229-2660

**MICHIGAN**

Enco Group  
Bloomfield Hills, MI  
(810) 338-8600

**MINNESOTA**

D.A. Case Associates  
Minneapolis, MN  
(612) 831-6777

**MISSOURI**

CenTech  
Bridgeton, MO  
(314) 291-4230

**CentTech**

Raytown, MO  
(816) 358-8100

**MISSISSIPPI**

Concord Component Reps  
Madison, AL  
(205) 772-8883

**MONTANA**

ES/Chase  
Tigard, OR  
(503) 684-8500

**NEBRASKA**

CenTech  
Raytown, MO  
(816) 358-8100

**NEVADA**

Brooks Technical Group  
(graphics)  
Cupertino, CA  
(408) 252-3880

Centaur North Inc. (memories)  
San Jose, CA  
(408) 894-0182

**NEW HAMPSHIRE**

Kitchen & Kutchin Associates  
Burlington, MA  
(617) 229-2660

**NEW JERSEY**

ERA Associates  
Commack, NY  
(800) 645-5500

L.D. Lowery  
Broomall, PA  
(610) 356-5300

**NEW YORK**

ERA Associates  
Commack, NY  
(516) 543-0510

Tri-Tech Electronics  
Binghamton, NY  
(607) 722-3580

Tri-Tech Electronics  
East Rochester, NY  
(716) 385-6500

**NORTH CAROLINA**

Concord Component Reps  
Raleigh, NC  
(919) 846-3441

**NORTH DAKOTA**

D.A. Case Associates  
Minneapolis, MN  
(612) 831-6777

**OHIO**

Midwest Marketing Associates  
Lyndhurst, OH  
(216) 381-8575

Midwest Marketing Associates  
Dayton, OH  
(513) 433-2511

**OKLAHOMA**

Southern States Marketing  
Richardson, TX  
(214) 238-7500

**OREGON**

ES/Chase  
Tigard, OR  
(503) 684-8500

**PENNSYLVANIA**

L.D. Lowery  
Broomall, PA  
(610) 356-5300

Midwest Marketing Associates  
Lyndhurst, OH  
(216) 381-8575

**RHODE ISLAND**

Kitchen & Kutchin Associates  
Burlington, MA  
(617) 229-2660

**SOUTH CAROLINA**

Concord Component Reps  
Raleigh, NC  
(919) 846-3441

**SOUTH DAKOTA**

D.A. Case Associates  
Minneapolis, MN  
(612) 831-6777

**TENNESSEE**

Concord Component Reps  
Madison, AL  
(205) 772-8883

**TEXAS**

O'Donnell Associates Southwest  
El Paso, TX  
(915) 778-2581

Southern States Marketing  
Austin, TX  
(512) 835-5822

Southern States Marketing  
Houston, TX  
(713) 895-8533

Southern States Marketing  
Richardson, TX  
(214) 238-7500

**UTAH**

Charles Fields & Associates  
Bountiful, UT  
(801) 299-8228

**VERMONT**

Kitchen & Kutchin Associates  
Burlington, MA  
(617) 229-2660

**VIRGINIA**

Chesapeake Technology  
Burtonsville, MD  
(301) 236-0530

**WASHINGTON**

ES/Chase  
Kirkland, WA  
(206) 823-9535

**WEST VIRGINIA**

Chesapeake Technology  
Burtonsville, MD  
(301) 236-0530

**WISCONSIN**

D.A. Case Associates  
Minneapolis, MN  
(612) 831-6777

**WYOMING**

Technology Sales  
Denver, CO  
(303) 692-8835

**INTERNATIONAL REPS**

**AUSTRALIA**

ACD  
Bayswater, Victoria  
+61-3-9762-7644

R&D Electronics  
Dingley, Victoria  
+61-3-9558-0444

**CANADA**

Neutronics  
Kanata, Ontario  
(613) 599-1263

**EUROPE**

Britcomp Sales Ltd.  
Weybridge, Surrey, England  
+44-1932 347077  
+44-1932 346256

Munich, Germany  
+49-894488496  
+33-1-69387678

Athismons, France  
DataTech  
Germring, Germany  
+49-89-89470030

interACTIVE  
Ripley, Derbyshire, England  
+44-1332-668665

Ramtec Int'l B.V.  
Holland, Spain, Italy  
Belgium, Hungary, Russia  
+31-2526-21222

**HONG KONG**

Eastele Technology, Ltd.  
Kowloon Bay  
+852-2798-8860

Excelpoint  
+852-25032212

**INDIA**

Priya Electronics  
San Jose, CA USA  
(408) 954-1866

Satcom Sales and Services  
Hyderabad  
+91-40-761-4675

**ISRAEL**

Eldis Technologies  
Herzlia  
+9729-9-562-666

**JAPAN**

Bussan Micro Electronics Corp.  
Shinagawa-ku, Tokyo  
+81-3-5421-1730

Rohm Corporation  
Kyoto  
+81-75-315-4152

**KOREA**

FM Korea  
Seoul  
+82-596-3880  
fm@kmet.co.kr

Woo Young Tech Co., Ltd.  
Seoul  
+822-369-7099

**MALAYSIA**

Excelpoint  
+60-4-6413218

Excerte Pte Ltd.  
Gelugor, Penang  
+60-4-657-9592

**SINGAPORE**

Excelpoint  
+65-741-8966

Excerte Pte Ltd.  
+65-749-1349

**TAIWAN**

ASTL  
Taipei, Taiwan R.O.C.  
+886-2-521-2363

Golden Way  
Taipei-Hsien Taiwan R.O.C.  
+886-2-698-1868 x505

Puteam International  
Taipei, Taiwan R.O.C.  
+886-2-729-0373

**SALES OFFICES**

**HEADQUARTERS**

Alliance Semiconductor  
San Jose, CA  
Tel: (408) 383-4900  
Fax: (408) 383-4999  
BBS: (408) 383-4994

**EAST**

Boston, MA  
(617) 239-8127

**CENTRAL**

Dallas, TX  
(972) 516-4286

**EUROPE**

United Kingdom  
44-1332606035

**TECHNICAL CENTER**

**TAIWAN**

Alliance Semiconductor  
Taipei, Taiwan R.O.C.  
Tel: +886-2-516-7995  
Fax: +886-2-517-4928

alliance@netra.wow.net.tw

Alliance Semiconductor reserves the right to make changes in this data sheet at any time to improve design and supply the best product possible. Publication of advance information does not constitute a commitment to produce or supply the product described. The company cannot assume responsibility for circuits shown or represent that they are free from patent infringement. Alliance products are not authorized for use as critical components in life support devices or systems without the express written approval of the president of Alliance. ProMotion® and the Alliance logo are registered trademarks of Alliance Semiconductor Corporation. All other trademarks are property of their respective holders.

**ALLIANCE SEMICONDUCTOR**

3099 North First Street San Jose, CA 95134 Tel (408) 383-4900 Fax (408) 383-4999 BBS: (408) 383-4994 www.alsc.com

Printed in U.S.A.

Copyright © 1997 All rights reserved.

May 1997