





**OPA1632** 

# SBOS286D - DECEMBER 2003 - REVISED MARCH 2022 **OPA1632 High-Performance, Fully-Differential Audio Operational Amplifier**

#### 1 Features

Superior sound quality

Ultra low distortion: 0.000028%

Low noise: 1.25 nV/√Hz

High speed:

Slew rate: 72 V/µs

Gain bandwidth product: 180 MHz

Fully differential architecture:

Balanced input and output converts singleended input to balanced differential output

Wide supply range: ±2.5 V to ±15 V

Shutdown current:  $0.85 \text{ mA} (V_S = \pm 5 \text{ V})$ 

Temperature range: -40°C to +85°C

### 2 Applications

- Professional audio mixer or control surface
- Professional microphones and wireless systems
- Professional speaker systems
- Professional audio amplifier
- Soundbar
- Turntable
- Professional video camera
- Guitar and other instrument amplifier
- Data aquisition (DAQ)

#### 3 Description

The OPA1632 is a fully-differential amplifier (FDA) designed to drive high-performance audio analog-todigital converters (ADCs) or as a pre-driver for Class-D amplifiers. It delivers superior audio quality, very low noise, large output voltage swing and high current drive. The OPA1632 has an excellent gain bandwidth of 180 MHz and very fast slew rate of 72 V/µs which helps to produce exceptionally low distortion. A very low input voltage noise of 1.25 nV/√Hz further ensures maximum signal-to-noise ratio and dynamic range.


The flexibility of the fully differential architecture allows for easy implementation of a single-ended to fully-differential output conversion. Differential output reduces even-order harmonics and minimizes common-mode noise interference. The OPA1632 provides excellent performance when used to drive high-performance audio ADCs such as the PCM1804. A shutdown feature is included to save power when the device is not being used.

The OPA1632 is characterized for operation from -40°C to +85°C and is available in an SO-8 package and a thermally-enhanced MSOP-8 PowerPAD™ package.


#### Device Information(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
OPA1632	SOIC (8)	4.90 mm × 3.91 mm		
OFA1032	MSOP-PowerPAD (8)	3.00 mm × 3.00 mm		

For all available packages, see the orderable addendum at the end of the data sheet.



Application Diagram



**THD + Noise vs Frequency** 



### **Table of Contents**

1 Features1	8 Application and Implementation17
2 Applications 1	8.1 Application Information
3 Description1	8.2 Typical Application18
4 Revision History2	9 Power Supply Recommendations20
5 Pin Configuration and Functions4	10 Layout20
6 Specifications5	10.1 Layout Guidelines20
6.1 Absolute Maximum Ratings5	10.2 Layout Example22
6.2 ESD Ratings5	11 Device and Documentation Support24
6.3 Recommended Operating Conditions5	11.1 Documentation Support24
6.4 Thermal Information6	11.2 Third-Party Products Disclaimer24
6.5 Electrical Characteristics: OPA1632D7	11.3 Receiving Notification of Documentation Updates 24
6.6 Electrical Characteristics: OPA1632DGN9	11.4 Support Resources24
6.7 Typical Characteristics: OPA1632D11	11.5 Trademarks24
6.8 Typical Characteristics: OPA1632DGN13	11.6 Electrostatic Discharge Caution24
7 Detailed Description15	11.7 Export Control Notice24
7.1 Overview	11.8 Glossary25
7.2 Functional Block Diagram15	12 Mechanical, Packaging, and Orderable
7.3 Feature Description	Information25
7.4 Device Functional Modes16	

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision C (September 2015) to Revision D (March 2022)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Updated Features section	
•	Updated Applications section	
•	Updated Description section	
•	Changed nominal body size for both SOIC and MSOP-PowerPAD packages in <i>Description</i> section	
•	Updated Pin Configuration and Functions section	
•	Added Supply turn-on/off dV/dT specification to Absolute Maximum Ratings table	
•	Added continuous input current specification to Absolute Maximum Ratings table	
•	Changed differential input voltage in Absolute Maximum Ratings table from ±3V to ±1.5V	
•	Changed charged-device model (CDM) reference from JESD22-C101 to JS-002 in ESD Ratings table.	
•	Changed minimum temperature range from 0.4°C to -40°C in Recommended Operating Conditions table	
•	Updated thermal specifications for D package in <i>Thermal Information</i> table	
•	Changed typical offset voltage vs temperature from $\pm 5 \mu\text{V}^{\circ}\text{C}$ to $\pm 2.5 \mu\text{V}^{\circ}\text{C}$ in <i>Electrical Characteristics</i> :	
	OPA1632D table	<mark>7</mark>
•	Changed PSRR minimum limit of 316 µV/V to maximum limit in <i>Electrical Characteristics: OPA1632D ta</i>	able
•	Changed typical input bias current limit from 2µA to 7.9µA in Electrical Characteristics: OPA1632D table	э <mark>7</mark>
•	Changed Max input bias current limit from 6µA to 14µA in Electrical Characteristics: OPA1632D table	
•	Changed typical input voltage noise from 1.3nV/√Hz to 1.25nV/√Hz in Electrical Characteristics: OPA16 table.	
	Changed typical input current noise from 0.4 pA/√Hz to 1.7 pA/√Hz in <i>Electrical Characteristics: OPA16</i> .	32D
	table	7
•	Changed input impedance spec to show both common-mode and differential impedances in <i>Electrical</i>	
	Characteristics: OPA1632D table	<mark>7</mark>
•	Changed SSBW at G = +2, $R_F$ = 602 $\Omega$ from 90 MHz to 104 MHz in <i>Electrical Characteristics: OPA1632</i> table.	2D -
	Changed SSBW at G = +5, $R_F$ = 1.5 k $\Omega$ from 36 MHz to 46 MHz in <i>Electrical Characteristics: OPA1632</i> .	
•	Ashla	ر 7
	table	

#### www.ti.com

	Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	hanges from Revision B (January 2010) to Revision C (September 2015)  Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and	Page
•	Changed list of documentation in <i>Related Documentation</i> section	
•	Updated Layout Example section	
•	Updated the Power Dissipation and Thermal Considerations section	
	Updated Power Supply Recommendations section	
	Updated Application Curves section.	
	Updated Resistor Matching section	
	Updated Output Common-Mode Voltage section	
	Updated Feature Description section	
	Updated Fully-Differential Amplifiers section	11 15
	OPA1632DGN tableAdded new Typical Characteristics section for D package	
•	Changed typical sinking short-circuit current from 85 mA to -85 mA on <i>Electrical Characteristics:</i> OPA1632DGN table	0
•	Removed typical specified operating voltage from <i>Electrical Characteristics: OPA1632DGN</i> table	9
	table to align with recommended operating conditions	
•	Changed max specified operating voltage from ±16 V to ±15 V on <i>Electrical Characteristics: OPA1632D0</i>	
	table	
•	Added power-down shutdown current spec at V <sub>ENABLE</sub> = -15 V for <i>Electrical Characteristics: OPA1632D0</i>	
	for Electrical Characteristics: OPA1632DGN Package	9
•	Changed test condition of power-down shutdown current from $V_{ENABLE} = -15 \text{ V}$ to $V_S = \pm 5 \text{ V}$ , $V_{ENABLE} = -15 \text{ V}$	
•	Changed title of Electrical Characteristics table to Electrical Characteristics: OPA1632DGN	
•	Changed typical I <sub>Q</sub> from 14mA to 13mA in <i>Electrical Characteristics: OPA1632D</i> table	
•	Removed specified operating voltage specifications from <i>Electrical Characteristics: OPA1632D</i> table	
	Characteristics: OPA1632D table	
•	Changed IMD at single-ended input/output and $R_L$ = $2k\Omega$ from 0.0007% to 0.000073% in <i>Electrical</i>	
	Characteristics: OPA1632D table	<del>7</del>
•	Changed IMD at single-ended input/output and $R_L$ = 600 $\Omega$ from 0.0001% to 0.00007% in <i>Electrical</i>	/
•	Changed IMD at diferrential input/output and R <sub>L</sub> = 2kΩ from 0.00005% to 0.000061% in <i>Electrical Characteristics: OPA1632D</i> table	7
	Characteristics: OPA1632D table	7
•	Changed IMD at differential input/output and $R_L$ = 600 $\Omega$ from 0.00008% to 0.000061% in <i>Electrical</i>	_
	in Electrical Characteristics: OPA1632D table	7
•	Changed typical THD+N with single-ended Input/Output and RL = $2k\Omega$ from 0.000043% to 0.000031%	
	in Electrical Characteristics: OPA1632D table	7
•	Changed typical THD+N with single-ended Input/Output and RL = $600\Omega$ from 0.000059% to 0.000036%	
	in Electrical Characteristics: OPA1632D table	7
•	Changed typical THD+N with Differential Input/Output and $R_L = 2k\Omega$ from 0.000022% to 0.000028%	
-	Electrical Characteristics: OPA1632D table	7
	Changed typical Settling time to 0.01% from 200 hs to 49hs in Electrical Characteristics. OPA1032b table Changed typical THD+N with Differential Input/Output and $R_L = 600 \Omega$ from 0.0003% to 0.00003% in	5 <i>[</i>
•	Changed typical settling time to 0.1% from 75 hs to 36 hs in <i>Electrical Characteristics: OPA1632D</i> table.  Changed typical settling time to 0.01% from 200 hs to 49hs in <i>Electrical Characteristics: OPA1632D</i> table.	
•	Changed typical rise/rall time from 100 ns to 69 ns in <i>Electrical Characteristics: OPA1632D</i> table	
•	Changed typical siew rate from 50 V/µs to 72 V/µs in Electrical Characteristics: OPA 1632D table  Changed typical rise/fall time from 100 ns to 69 ns in Electrical Characteristics: OPA 1632D table	
	tableChanged typical slew rate from 50 V/µs to 72 V/µs in <i>Electrical Characteristics: OPA1632D</i> table	
•	Changed typical Large-Signal Bandwidth from 800 kHz to 1.8 MHz in <i>Electrical Characteristics: OPA163</i>	_
	table	<mark>7</mark>
•	Changed SSBW at G = +5, $R_F$ = 1.5 k $\Omega$ from 18 MHz to 24 MHz in <i>Electrical Characteristics: OPA1632E</i>	)



# **5 Pin Configuration and Functions**




Figure 5-1. D or DGN<sup>(1)</sup> Package 8-Pin SOIC or MSOP-PowerPAD Top View

Table 5-1. Pin Functions

PIN		TYPE(2)	DESCRIPTION			
NAME	NO.	ITPE(-/	DESCRIPTION			
Enable	7	I	Active high enable pin			
V+	3	I/O	Positive supply voltage pin			
V-	6	I/O	ative supply voltage pin			
V <sub>IN+</sub>	8	I	Positive input voltage pin			
V <sub>IN-</sub>	1	I	Negative input voltage pin			
V <sub>OCM</sub>	2	I	Output common-mode control voltage pin			
V <sub>OUT+</sub>	4	0	sitive output voltage pin			
V <sub>OUT-</sub>	5	0	gative output voltage pin			

<sup>(1)</sup> Solder the exposed DGN package thermal pad to a heat-spreading power or ground plane. This pad is electrically isolated from the die, but must be connected to a power or ground plane and not floated.

(2) I = input, O = output.

### **6 Specifications**

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
±V <sub>S</sub>	Supply Voltage		±16.5	V
	Supply turn-on/off dV/dT <sup>(3)</sup>		1.7	V/µs
VI	Input Voltage		±V <sub>S</sub>	V
Io	Output Current		150	mA
I <sub>IN</sub>	Continuous Input Current		10	mA
V <sub>ID</sub>	Differential Input Voltage		±1.5	V
TJ	Maximum Junction Temperature		150	°C
	Operating Free-Air Temperature Range	-40	85	°C
T <sub>STG</sub>	Storage Temperature Range	-65	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) The OPA1632 MSOP-8 package version incorporates a PowerPAD on the underside of the chip. This acts as a heatsink and must be connected to a thermally-dissipative plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature, which can permanently damage the device. See TI technical brief SLMA002 for more information about using the PowerPAD thermally-enhanced package.
- (3) Staying below this specification ensures that the edge-triggered ESD absorption devices across the supply pins remain off.

#### 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±1000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±500	V
		Machine Model	±200	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage (V+ – V-)	Dual	±2.5	±15	\/
	Single	5	30	v
TA	C-suffix	0	70	°C
	I-suffix	-40	85	C



### **6.4 Thermal Information**

	OPA		
THERMAL METRIC(1)	D (SOIC)	DGN (MSOP-PowerPAD)	UNIT
	8 PINS	8 PINS	
$R_{\theta JA}$	126.3	59.8	°C/W
R <sub>0</sub> JC(top)	67.3	57.7	°C/W
R <sub>0JB</sub>	69.8	38.7	°C/W
$\Psi_{JT}$	19.5	2.7	°C/W
$\Psi_{JB}$	69.0	38.4	°C/W
$R_{\theta JC(bot)}$	n/a	8.4	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



### 6.5 Electrical Characteristics: OPA1632D

 $V_S$  = ±15 V;  $R_F$  = 390  $\Omega$ ,  $R_L$  = 800  $\Omega$ , and G = +1 (unless otherwise noted)

	PARAMETER		TEST CONDI	TIONS	MIN	TYP	MAX	UNIT
Offset Voltage								
						±0.5	±3	mV
Input Offset Voltage	vs temperature, dc	dV <sub>OS</sub> /dT				±2.5		μV/°C
voltage	vs Power Supply, dc	PSRR				13	316	μV/V
Input Bias Curren	nt		-					
Input Bias Current	I <sub>B</sub>					7.9	14	μA
Input Offset Current	los					±100	±500	nA
Noise								
Input Voltage Nois	e		f = 10 kHz			1.25		nV/√Hz
Input Current Nois	e		f = 10 kHz			1.7		pA/√Hz
Input Voltage				-				
Common-Mode Inp	out Range				(V−) + 1.5		(V+) - 1	V
Common-Mode Re	ejection Ratio, dc				74	90		dB
Input Impedance			1					ı
nput Impedance		Measured into each input terminal, common-mode			215    1.4		MΩ    pF	
Input impedance	input impedance		Measured into each input terminal, differential			10    3.1		kΩ    pF
Open-Loop Gain				-				1
Open-Loop Gain, o	dc				66	78		dB
Frequency Respo	onse							
			$G = +1$ , $R_F = 348 Ω$			180		
Small-Signal	(V <sub>O</sub> = 100mV <sub>PP</sub> , Peaking < 0.5 dB)	$G = +2, R_F = 602 \Omega$		-	104		MHz	
Bandwidth		< 0.5 dB)	$G = +5, R_F = 1.5 k\Omega$			46		IVII IZ
			$G = +10$ , $R_F = 3.01$ kΩ			24		
Bandwidth for 0.1d	IB Flatness		G = +1, V <sub>O</sub> = 100 mV <sub>PP</sub>			40		MHz
Peaking at a Gain	of 1		V <sub>O</sub> = 100 mV <sub>PP</sub>			0.5		dB
Large-Signal Band	width		G = +2, V <sub>O</sub> = 20 V <sub>PP</sub>		-	1.8		MHz
Slew Rate (25% to	75%)		G = +1			72		V/µs
Rise and Fall Time			G = +1, V <sub>O</sub> = 5-V Step	p		69		ns
Sattling Time to	0.1%		G = +1, V <sub>O</sub> = 2-V Step			36		ns
Settling Time to	0.01%		G - +1, V <sub>O</sub> - 2-V Step			49		ns
	Differential Innut/Quant			R <sub>L</sub> = 600 Ω	(	0.00003%		
Total Harmonic Distortion + Noise	Differential Input/Output		G = +1, f = 1 kHz, V <sub>O</sub>	$R_L = 2 k\Omega$	0.	000028%		
	Single-Ended In/Differential Out	al Out	= 3 V <sub>RMS</sub>	R <sub>L</sub> = 600 Ω	0.	000036%		
		iai Out		$R_L = 2 k\Omega$	0.	000031%		
	Differential Input/Output			R <sub>L</sub> = 600 Ω	0.	000061%		
Intermodulation	Differential Input/Output		G = +1, SMPTE/DIN,	R <sub>L</sub> = 2 kΩ	0.	000061%		
Distortion	Single-Ended In/Differenti	al Out	$V_O = 2 V_{PP}$	R <sub>L</sub> = 600 Ω	0.	000073%		
	Single-Ended III/Dillerend	ai Out		$R_L = 2 k\Omega$	(	0.00007%		
Headroom	<u> </u>		THD < 0.01%, R <sub>L</sub> = 2	kΩ		20		$V_{PP}$



### 6.5 Electrical Characteristics: OPA1632D (continued)

 $V_S$  = ±15 V;  $R_F$  = 390  $\Omega$ ,  $R_L$  = 800  $\Omega$ , and G = +1 (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
	$R_L = 2 k\Omega$		(V-) + 1.6		V	
ng Low	R <sub>L</sub> = 1 kΩ			(V-) + 3.5	V	
Interpret Interp	$R_L = 2 k\Omega$		(V+) - 1.6		V	
ng High	R <sub>L</sub> = 1 kΩ	(V+) - 3.5			V	
	Sourcing	50	85		A	
ISC	Sinking	-60	-85		– mA	
t Impedance	G = +1, f = 100 kHz	0.22		Ω		
		•				
eshold			(V-) + 1.45		V	
reshold			(V-) + 1.4		V	
	$V_S = \pm 5V$ , $V_{ENABLE} = -5 V$		0.85		mA	
	V <sub>ENABLE</sub> = -15 V		1.7		mA	
	Time for Lite Deach F00/		2		μs	
Turn-Off Delay			2		μs	
				1		
IQ			13	17.1	mA	
	ng Low  Isc  t Impedance eshold reshold	$R_{L} = 2 \text{ k}\Omega$ $R_{L} = 1 \text{ k}\Omega$ $R_{L} = 2 \text{ k}\Omega$ $R_{L} = 1 \text{ k}\Omega$ $R_{L} = 1 \text{ k}\Omega$ $Sourcing$ $Sinking$ $t \text{ Impedance}$ $G = +1, f = 100 \text{ kHz}$ $Seshold$ $V_{S} = \pm 5V, V_{ENABLE} = -5 \text{ V}$ $V_{ENABLE} = -15 \text{ V}$	$R_L = 2 \text{ k}\Omega$ $R_L = 1 \text{ k}\Omega$ $Sourcing$ $Sourcing$ $Sinking$ $G = +1, f = 100 \text{ kHz}$ $Seshold$ $Sinking$ $G = +1, f = 100 \text{ kHz}$ $Sourcing$ $Sinking$ $Sink$	$\begin{array}{c} R_L = 2 \ k\Omega & (V-) + 1.6 \\ R_L = 1 \ k\Omega & (V+) - 1.6 \\ R_L = 1 \ k\Omega & (V+) - 1.6 \\ R_L = 1 \ k\Omega & (V+) - 3.5 \\ \hline \\ I_{SC} & Sourcing & 50 & 85 \\ \hline Sinking & -60 & -85 \\ t \ Impedance & G = +1, f = 100 \ kHz & 0.22 \\ \hline \\ eshold & (V-) + 1.45 \\ \hline \\ eshold & (V-) + 1.4 \\ \hline \\ V_S = \pm 5V, V_{ENABLE} = -5 \ V & 0.85 \\ \hline \\ V_{ENABLE} = -15 \ V & 1.7 \\ \hline \\ Time \ for \ I_Q \ to \ Reach \ 50\% & 2 \\ \hline \end{array}$	$\begin{array}{c} R_L = 2 \ k\Omega & (V-) + 1.6 \\ R_L = 1 \ k\Omega & (V-) + 3.5 \\ R_L = 2 \ k\Omega & (V+) - 1.6 \\ R_L = 1 \ k\Omega & (V+) - 1.6 \\ R_L = 1 \ k\Omega & (V+) - 3.5 \\ \hline \\ I_{SC} & Sourcing & 50 & 85 \\ \hline Sinking & -60 & -85 \\ t \ Impedance & G = +1, f = 100 \ kHz & 0.22 \\ \hline \\ eshold & (V-) + 1.45 \\ \hline \\ reshold & (V-) + 1.4 \\ \hline \\ V_S = \pm 5V, V_{ENABLE} = -5 \ V & 0.85 \\ \hline \\ V_{ENABLE} = -15 \ V & 1.7 \\ \hline \\ Time \ for \ I_Q \ to \ Reach \ 50\% & 2 \\ \hline \end{array}$	

<sup>(1)</sup> Amplifier has internal 250-kΩ pull-up resistor to V+ pin. This enables the amplifier with no connection to shutdown pin.



### 6.6 Electrical Characteristics: OPA1632DGN

 $V_S = \pm 15 \text{ V}$ ;  $R_F = 390 \Omega$ ,  $R_L = 800 \Omega$ , and G = +1 (unless otherwise noted)

	PARAMETER	TEST CON	·	MIN	TYP	MAX	UNIT
Offset Voltage							
<b>-</b>					±0.5	±3	mV
Input Offset Voltage  Input Bias Current Input Bias Current Input Offset Current Input Offset Current Input Offset Current Input Voltage Input Voltage Common-Mode Input Rang Common-Mode Rejection Input Impedance Input Impedance (each input Impedance Input Impedance (each input Impedance Input Impedance (each input Impedance) Small-Signal Bandwidth (()  Bandwidth for 0.1dB Flatne Peaking at a Gain of 1 Large-Signal Bandwidth Slew Rate (25% to 75% ) Rise and Fall Time  Settling Time to  Total Harmonic Distortion + Noise  Intermodulation Distortion  Output  Voltage Output Swing	vs Power Supply, dc dV <sub>OS</sub> /dT				±5		μV°C
	vs Power Supply, dc PSRR			316	13		μV/V
Input Bias Current	11.37						<u> </u>
•	I <sub>B</sub>				2	6	μA
<u> </u>	los				±100	±500	nA
<u> </u>	-03						
		f = 10 kHz			1.3		nV/√Hz
<u> </u>		f = 10 kHz			0.4		pA/√Hz
<u> </u>		1. 10 11.12					p. 42
	ange			(V-) + 1.5		(V+) - 1	V
				74	90	(* ) .	dB
	input nin)				34    4		MΩ    pF
· · · · · · · · · · · · · · · · · · ·	Tiput pini)				0.11.		WIZZ    PI
<u> </u>				66	78		dB
· · · · · · · · · · · · · · · · · · ·							<u> </u>
Troquency Reopenee		G = +1, R <sub>F</sub> = 348 Ω			180		MHz
		$G = +2, R_F = 602 \Omega$			90		MHz
	(V <sub>O</sub> = 100mV <sub>PP</sub> , Peaking < 0.5 dB)	$G = +5, R_F = 1.5 k\Omega$			36		MHz
	(10 10017, 100	$G = +10, R_F = 3.01 \text{ k}\Omega$			18		MHz
Bandwidth for 0 1dB Fla	tness	$G = +1, V_O = 100 \text{ mV}_{PF}$			40		MHz
		V <sub>O</sub> = 100 mV <sub>PP</sub>			0.5		dB
		G = +2, V <sub>O</sub> = 20 V <sub>PP</sub>			800		kHz
		G = +1			50		V/µs
·	,	G = +1, V <sub>O</sub> = 5-V Step			100		ns
Tribo and Fair Fillio	0.1%	$G = +1, V_O = 2-V Step$			75		ns
Settling Time to	0.01%	$G = +1, V_O = 2-V Step$			200		ns
	Differential Input/Output	0 11, 10 2 1 0.00	R <sub>L</sub> = 600 Ω		0.0003%		110
Tatal Harmania	Differential Input/Output	C = 14 f = 4 kH=	$R_L = 2 k\Omega$		0.000022%		
	Single-Ended In/Differential Out	G = +1, f = 1  kHz, $V_O = 3 V_{RMS}$	R <sub>L</sub> = 600 Ω		0.000059%		
	Single-Ended In/Differential Out	-	$R_L = 2 k\Omega$		0.000043%		
	Differential Input/Output		R <sub>L</sub> = 600 Ω		0.00008%		
Intermediation	Differential Input/Output	G = +1, SMPTE/DIN,	$R_L = 2 k\Omega$		0.00005%		
	Single-Ended In/Differential Out	$V_0 = 2 V_{PP}$	R <sub>L</sub> = 600 Ω		0.0001%		
	Single-Ended In/Differential Out	-	$R_L = 2 k\Omega$		0.0007%		
Headroom	g.s E.i.asa I.i. Silioioiliai Gat	THD < 0.01%, R <sub>L</sub> = 2 k			20.0		V <sub>PP</sub>
		1112 10.0170, 112 210			20.0		****
·		R <sub>L</sub> = 2 kΩ		(V+) - 1.9		(V-) + 1.9	V
Voltage Output Swing		R <sub>L</sub> = 800 Ω		(V+) - 4.5		(V-) + 4.5	V
		Sourcing		+50	85		
Short-Circuit Current	I <sub>SC</sub>	Sinking		-60	-85		mA
0	adana	Sinking  G = +1, f = 100 kHz			0.3		Ω



### 6.6 Electrical Characteristics: OPA1632DGN (continued)


 $V_S$  = ±15 V;  $R_F$  = 390  $\Omega$ ,  $R_L$  = 800  $\Omega$ , and G = +1 (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power-Down <sup>(1)</sup>					
Enable Voltage Threshold			(V-) + 2		V
Disable Voltage Threshold			(V-) + 0.8		V
Shutdown Current	V <sub>ENABLE</sub> = -15 V		1.7		mA
Shutdown Current	V <sub>S</sub> = ±5 V, V <sub>ENABLE</sub> = -5 V		0.85		mA
Turn-On Delay	Time for I <sub>Q</sub> to Reach 50%		2		μs
Turn-Off Delay	Time for I <sub>Q</sub> to Reach 50%		2		μs
Power Supply					
Specified Operating Voltage				±15	V
Operating Voltage		±2.5			V
Quiescent Current I <sub>Q</sub>	Per Channel		14	17.1	mA
Temperature Range					
Specified Range		-40		+85	°C
Operating Range		-40		+125	°C
Storage Range		-65		+150	°C

<sup>(1)</sup> Amplifier has internal  $50-k\Omega$  pull-up resistor to V+ pin. This enables the amplifier with no connection to shutdown pin.

### 6.7 Typical Characteristics: OPA1632D


at  $T_A$  = 25°C,  $V_S$  = ±15 V,  $R_F$  = 348  $\Omega$ , G = +1 and  $R_L$  = 2 k $\Omega$  (unless otherwise noted)






### 6.7 Typical Characteristics: OPA1632D (continued)

at  $T_A$  = 25°C,  $V_S$  = ±15 V,  $R_F$  = 348  $\Omega$ , G = +1 and  $R_L$  = 2 k $\Omega$  (unless otherwise noted)



### 6.8 Typical Characteristics: OPA1632DGN


at  $T_A = 25$ °C,  $V_S = \pm 15$  V, and  $R_L = 2$  k $\Omega$  (unless otherwise noted)





### 6.8 Typical Characteristics: OPA1632DGN (continued)

at  $T_A$  = 25°C,  $V_S$  = ±15 V, and  $R_L$  = 2 k $\Omega$  (unless otherwise noted)




### 7 Detailed Description

### 7.1 Overview

#### 7.1.1 Fully-Differential Amplifiers

The OPA1632 is a fully differential amplifier (FDA). Differential signal processing offers a number of performance advantages in high-speed analog signal processing systems, including immunity to external common-mode noise, suppression of even-order non-linearities, and increased dynamic range. FDAs not only serve as the primary means of providing gain to a differential signal chain, but also provide a monolithic solution for converting single-ended signals into differential signals allowing for easy, high-performance processing. For more information on the basic theory of operation for FDAs, refer to the *Fully Differential Amplifiers* application note.

#### 7.2 Functional Block Diagram



#### 7.3 Feature Description

Figure 7-1 and Figure 7-2 depict the differences between the operation of the OPA1632 in two different modes. FDAs can work with differential input or can be implemented as single in/differential out.




Figure 7-1. Amplifying Differential Input Signals

Figure 7-2. Amplifying Single-ended Input Signals



#### 7.4 Device Functional Modes

#### 7.4.1 Shutdown Function

The shutdown (enable) function of the OPA1632 is referenced to the negative supply of the operational amplifier. A valid logic low (< 0.8 V above negative supply) applied to the enable pin (pin 7) disables the amplifier output. Voltages applied to pin 7 that are greater than 2 V above the negative supply place the amplifier output in an active state, and the device is enabled. If pin 7 is left disconnected, an internal pull-up resistor enables the device. Turn-on and turn-off times are approximately 2  $\mu$ s each.

Quiescent current is reduced to approximately 0.85 mA when the amplifier is disabled. When disabled, the output stage is *not* in a high-impedance state. Thus, the shutdown function cannot be used to create a multiplexed switching function in series with multiple amplifiers.

### 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 8.1 Application Information

#### 8.1.1 Output Common-Mode Voltage

The output common-mode voltage pin sets the dc output voltage of the OPA1632. A voltage applied to the  $V_{OCM}$  pin from a low-impedance source can be used to directly set the output common-mode voltage. If the  $V_{OCM}$  pin is left floating it defaults to the mid-rail voltage, defined as:

$$\frac{(V_{+}) + (V_{-})}{2}$$
 (1)

To minimize common-mode noise, connect a 0.1-uF bypass capacitor to the  $V_{OCM}$  pin. Output common-mode voltage causes additional current to flow in the feedback resistor network. Since this current is supplied by the output stage of the amplifier, this creates additional power dissipation. For commonly-used feedback resistance values, this current is easily supplied by the amplifier. The additional internal power dissipation created by this current may be significant in some applications and may dictate use of the MSOP PowerPAD package to effectively control self-heating.

#### 8.1.1.1 Resistor Matching

Resistor matching is important in FDAs to maintain good output balance. An ideal differential output signal implies the two outputs of the FDA should be exactly equal in amplitude and shifted 180° in phase. Any imbalance in amplitude or phase between the two output signals results in an undesirable common-mode signal at the output. The output balance error is a measure of how well the outputs are balanced and is defined as the ratio of the output common-mode voltage to the output differential signal.

Output Balance Error = 
$$\frac{\left(\frac{VOUT + -VOUT -}{2}\right)}{VOUT + -VOUT -}$$
 (2)

At low frequencies, resistor mismatch is the primary contributor to output balance errors. Additionally CMRR, PSRR, and HD2 performance diminish if resistor mismatch occurs. Therefore, it is recommended to use 1% tolerance resistors or better to optimize performance. See Table 8-1 for recommended resistor values to use for a particular gain.

**Table 8-1. Recommended Resistor Values** 

Gain (V/V)	$R_G\left(\Omega\right)$	$R_F\left(\Omega\right)$
1	390	390
2	374	750
5	402	2010
10	402	4020

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



### **8.2 Typical Application**

Figure 8-1 shows the OPA1632 used as a differential-output driver for the PCM1804 high-performance audio ADC.




Figure 8-1. ADC Driver for Professional Audio

### 8.2.1 Design Requirements

Table 8-2 shows example design parameters and values for the typical application design example in Figure 7-1.

**Table 8-2. Design Parameters** 

DESIGN PARAMETERS	VALUE
Supply voltage	±2.5 V to ±15 V
Amplifier topology	Voltage feedback
Output control	DC coupled with output common mode control capability
Filter requirement	500 kHz, Multiple feedback low pass filter

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

#### 8.2.2 Detailed Design Procedure

Supply voltages of  $\pm 15$  V are commonly used for the OPA1632. The relatively low input voltage swing required by the ADC allows use of lower power-supply voltage, if desired. Power supplies as low as  $\pm 8$  V can be used in this application with excellent performance. This reduces power dissipation and heat rise. Power supplies should be bypassed with  $10-\mu F$  tantalum capacitors in parallel with  $0.1-\mu F$  ceramic capacitors to avoid possible oscillations and instability.

The  $V_{COM}$  reference voltage output on the PCM1804 ADC provides the proper input common-mode reference voltage (2.5 V). This  $V_{COM}$  voltage is buffered with op amp  $A_2$  and drives the output common-mode voltage pin of the OPA1632. This biases the average output voltage of the OPA1632 to 2.5 V.


The signal gain of the circuit is generally set to approximately 0.25 to be compatible with commonly-used audio line levels. Gain can be adjusted, if necessary, by changing the values of  $R_1$  and  $R_2$ . The feedback resistor values ( $R_3$  and  $R_4$ ) should be kept relatively low, as indicated, for best noise performance.

 $R_5$ ,  $R_6$ , and  $C_3$  provide an input filter and charge glitch reservoir for the ADC. The values shown are generally satisfactory. Some adjustment of the values may help optimize performance with different ADCs.

It is important to maintain accurate resistor matching on  $R_1/R_2$  and  $R_3/R_4$  to achieve good differential signal balance. Use 1% resistors for highest performance. When connected for single-ended inputs (inverting input grounded, as shown in Figure 8-1), the source impedance must be low. Differential input sources must have well-balanced or low source impedance.

Capacitors  $C_1$ ,  $C_2$ , and  $C_3$  should be chosen carefully for good distortion performance. Polystyrene, polypropylene, NPO ceramic, and mica types are generally excellent. Polyester and high-K ceramic types such as Z5U can create distortion.

#### 8.2.3 Application Curves






Figure 8-3. THD + Noise vs Output Voltage

### 9 Power Supply Recommendations

The OPA1632 device was designed to be operated on power supplies ranging from  $\pm 2.5$  V to  $\pm 15$  V. Single power supplies ranging from 5 V to 30 V can also be used. TI recommends using a power-supply accuracy of 5%, or better. When operated on a board with high-speed digital signals, it is important to provide isolation between digital signal noise and the analog input pins. The OPA1632 is connected to power supplies through pin 3 (V<sub>+</sub>) and pin 6 (V<sub>-</sub>). Each supply pin should be decoupled to GND as close to the device as possible with a low-inductance, surface-mount ceramic capacitor of approximately 10 nF. When vias are used to connect the bypass capacitors to a ground plane the vias should be configured for minimal parasitic inductance. One method of reducing via inductance is to use multiple vias. For broadband systems, two capacitors per supply pin are advised.

To avoid undesirable signal transients, the OPA1632 device should not be powered on with large inputs signals present. Careful planning of system power on sequencing is especially important to avoid damage to ADC inputs when an ADC is used in the application.

#### 10 Layout

#### 10.1 Layout Guidelines

- 1. The PowerPAD is electrically isolated from the silicon and all leads. Connecting the PowerPAD to any potential voltage between the power-supply voltages is acceptable, but it is recommended to tie to ground because it is generally the largest conductive plane.
- 2. Prepare the PCB with a top-side etch pattern, as shown in Figure 10-1. There should be etch for the leads as well as etch for the thermal pad.
- 3. Place five holes in the area of the thermal pad. These holes should be 13 mils (0,03302 cm) in diameter. Keep them small so that solder wicking through the holes is not a problem during reflow.
- 4. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. These vias help dissipate the heat generated by the OPA1632 IC, and may be larger than the 13-mil diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered so that wicking is not a problem.
- 5. Connect all holes to the internal ground plane.
- 6. When connecting these holes to the plane, do not use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the OPA1632 PowerPAD package should make their connection to the internal plane with a complete connection around the entire circumference of the plated-through hole.
- 7. The top-side solder mask should leave the terminals of the package and the thermal pad area with its five holes exposed. The bottom-side solder mask should cover the five holes of the thermal pad area. This prevents solder from being pulled away from the thermal pad area during the reflow process.
- 8. Apply solder paste to the exposed thermal pad area and all of the IC terminals.

With these preparatory steps in place, the IC is simply placed in position and runs through the solder reflow operation as any standard surface-mount component. This results in a part that is properly installed.




Figure 10-1. PowerPAD PCB Etch and Via Pattern

Submit Document Feedback

### 10.1.1 PowerPAD Design Considerations

The OPA1632 is available in a thermally-enhanced PowerPAD family of packages. These packages are constructed using a downset leadframe upon which the die is mounted (see Figure 10-2(a) and Figure 10-2(b)). This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package (see Figure 10-2(c)). Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.




Figure 10-2. Views of the Thermally-Enhanced Package

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad must be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat-dissipating device. Soldering the PowerPAD to the printed circuit board (PCB) is always required, even with applications that have low power dissipation. It provides the necessary thermal and mechanical connection between the lead frame die pad and the PCB.

#### 10.1.2 Power Dissipation and Thermal Considerations

The OPA1632 does not have thermal shutdown protection. Take care to assure that the maximum junction temperature is not exceeded. Excessive junction temperature can degrade performance or cause permanent damage. For best performance and reliability, assure that the junction temperature does not exceed 125°C.

The thermal characteristics of the device are dictated by the package and the circuit board. Maximum power dissipation for a given package can be calculated using the following formula:

$$P_{DMax} = \frac{T_{Max} - T_{A}}{\theta_{JA}}$$

#### where:

- P<sub>DMax</sub> is the maximum power dissipation in the amplifier (W)
- T<sub>Max</sub> is the absolute maximum junction temperature (°C)
- T<sub>A</sub> is the ambient temperature (°C)
- $\theta_{JA} = \theta_{JC} + \theta_{CA}$
- $\theta_{JC}$  is the thermal coefficient from the silicon junctions to the case (°C/W)
- $\theta_{CA}$  is the thermal coefficient from the case to ambient air (°C/W)

For systems where heat dissipation is more critical, the OPA1632 is offered in an MSOP-8 with PowerPAD. The thermal coefficient for the MSOP PowerPAD (DGN) package is substantially improved over the traditional SO package. Maximum power dissipation levels are depicted in Figure 10-3 for the two packages. The data for the DGN package assume a board layout that follows the PowerPAD layout guidelines.






Figure 10-3. Maximum Power Dissipation vs Ambient Temperature

### 10.2 Layout Example




Figure 10-4. Representative Schematic for Example Layout






Figure 10-5. Example Layout



### 11 Device and Documentation Support

### 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Fully Differential Amplifiers application note
- Texas Instruments, TI Precision Labs Fully Differential Amplifiers video series
- Texas Instruments, Maximizing Signal Chain Distortion Performance Using High Speed Amplifiers application note
- Texas Instruments, Analog Audio Amplifier Front-end Reference Design with Improved Noise and Distortion
- Texas Instruments, Public Announcement Audio Reference Design utilizing best in class Boost Controller
- Texas Instruments, Motherboard/controller for the AMC1210 reference design
- Texas Instruments, TPA6120A2 Stereo, 9.0 to 33.0-V, analog input headphone amplifier with 128 dB dynamic range
- Texas Instruments, OPA2863 Dual, low-power, 110-MHz, 12-V, RRIO voltage feedback amplifier
- Texas Instruments, OPA2834 Ultra-low power, 50MHz rail-to-rail out, negative rail in, voltage-feedback op amp

### 11.2 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.4 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.5 Trademarks

PowerPAD™ is a trademark of Texas Instruments.

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.7 Export Control Notice

Recipient agrees to not knowingly export or re-export, directly or indirectly, any product or technical data (as defined by the U.S., EU, and other Export Administration Regulations) including software, or any controlled product restricted by other applicable national regulations, received from disclosing party under nondisclosure obligations (if any), or any direct product of such technology, to any destination to which such export or re-export is restricted or prohibited by U.S. or other applicable laws, without obtaining prior authorization from U.S. Department of Commerce and other competent Government authorities to the extent required by those laws.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

### 11.8 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

www.ti.com 2-Jul-2022

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
OPA1632D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	OPA 1632	Samples
OPA1632DG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	OPA 1632	Samples
OPA1632DGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	1632	Samples
OPA1632DGNG4	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	1632	Samples
OPA1632DGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	1632	Samples
OPA1632DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	OPA 1632	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 2-Jul-2022

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA1632DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA1632DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA1632DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 3-Jun-2022




#### \*All dimensions are nominal

Device	Package Type Package Drawing		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
OPA1632DGNR	HVSSOP	DGN	8	2500	364.0	364.0	27.0	
OPA1632DGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0	
OPA1632DR	SOIC	D	8	2500	350.0	350.0	43.0	

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
OPA1632D	D	SOIC	8	75	505.46	6.76	3810	4
OPA1632DG4	D	SOIC	8	75	505.46	6.76	3810	4
OPA1632DGN	DGN	HVSSOP	8	80	330	6.55	500	2.88
OPA1632DGNG4	DGN	HVSSOP	8	80	330	6.55	500	2.88

3 x 3, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# $\textbf{PowerPAD}^{^{\text{\tiny{TM}}}}\,\textbf{VSSOP - 1.1 mm max height}$

SMALL OUTLINE PACKAGE



#### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE



#### NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated