


### HIGH-SPEED 64K x 8 DUAL-PORT STATIC RAM

#### **Features**

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
  - Commercial: 15/25/35/55ns (max.)
  - Industrial: 20ns (max.)
- Low-power operation
  - IDT7008S
    - Active: 750mW (typ.) Standby: 5mW (typ.)
  - IDT7008L
    - Active: 750mW (typ.) Standby: 1mW (typ.)
- Dual chip enables allow for depth expansion without external logic

- IDT7008 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device
- M/S = VIH for BUSY output flag on Master,
   M/S = VIL for BUSY input on Slave
- Interrupt Flag
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- TTL-compatible, single 5V (±10%) power supply
- Available in 84-pin PGA, 84-pin PLCC, and a 100-pin TQFP
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Green parts available, see ordering information

#### Functional Block Diagram



- 1.  $\overline{BUSY}$  is an input as a Slave (M/ $\overline{S}$  = VIL) and an output when it is a Master (M/ $\overline{S}$  = VIH).
- 2. BUSY and INT are non-tri-state totem-pole outputs (push-pull).

#### Description


The IDT7008 is a high-speed 64K x 8 Dual-Port Static RAM. The IDT7008 is designed to be used as a stand-alone 512K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 16-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-bit or wider memory system applications results in full-speed, errorfree operation without the need for additional discrete logic.

This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by the chip enables ( $\overline{CE}$ ) and CE1) permit the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using a CMOS high-performance technology, these devices typically operate on only 750mW of power.


The IDT7008 is packaged in a 84-pin Ceramic Pin Grid Array (PGA), a 84-pin Plastic Leadless Chip Carrier (PLCC) and a 100-pin Thin Quad Flatpack (TQFP).

### Pin Configurations (1,2)



- All Vcc pins must be connected to power supply.
- Package body is approximately 1.15 in x 1.15 in x .17 in.
- This package code is used to reference the package diagram.
- All GND pins must be connected to ground supply.

### Pin Configurations<sup>(1,2)</sup> (con't.)



- 1. All Vcc pins must be connected to power supply.
- 2. Package body is approximately 14mm x 14mm x 1.4mm.
- 3. This package code is used to reference the package diagram.

## Pin Configurations (1,2) (con't)

	63	61	60	58	55	54	51	48	46	45	42
11	A7R	A9R	A10R	A12R	A15R	NC	NC	SEMR	ŌĒR	GND	NC
	66	64	62	59	56	49	50	47	44	43	40
10	A4R	A6R	A8R	A11R	A14R	CE1R	CE <sub>0</sub> R	R/WR	GND	NC	I/O6R
	67	65		57 53 52						41	39
09	A3R	A5R			A13R	GND	NC			I/O7R	I/O5R
	69	68	-					1		38	37
08	A1R	A2R								I/O4R	I/O3R
	72	71	73						33	35	34
07	BUSYR	ĪNTR	M√S			7008	1)		I/Oor	I/O2R	I/O1R
	75	70	74		(	GU84 <sup>(3,4</sup>	+)		32	31	36
06	BUSYL	A0R	GND			1-PIN PO			GND	Vcc	Vcc
	76	77	78		TC	OP VIEW	<b>/</b> (5)		28	29	30
05	ĪNTL	NC	AoL						GND	I/O1L	I/OoL
	79	80								26	27
04	A1L	A2L								I/O3L	I/O2L
	81	83			7	11	12			23	25
03	A3L	A5L			A13L	Vcc	NC			I/O6L	I/O4L
	82	1	2	5	8	10	14	17	20	22	24
02	A4L	A7L	A8L	A11L	A14L	NC	CE <sub>0</sub> L	R/WL	GND	I/O7L	I/O5L
	84	3	4	6	9	15	13	16	18	19	21
01	A6L	A9L	A10L	A12L	A15L	CE1L	NC	SEML	ŌĒL	GND	NC
1	Α	В	С	D	Е	F	G	Н	J	K	L
/										31	98 drw 04
INDEX											

- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground supply.
- 3. Package body is approximately 1.12 in x 1.12 in x .16 in.
- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of the actual part marking.

### Pin Names

Left Port	Right Port	Names		
Œol, CE1L	Œor, CE1R	Chip Enables		
R/WL	R/W̄R	Read/Write Enable		
ŌĒL	<del>OE</del> R	Output Enable		
A0L - A15L	A0R - A15R	Address		
I/O0L - I/O7L	I/O0R - I/O7R	Data Input/Output		
SEML	<u>SEM</u> <sub>R</sub>	Semaphore Enable		
ĪNTL	ĪNTR	Interrupt Flag		
BUSYL	BUSYR	Busy Flag		
М	/S	Master or Slave Select		
V	CC	Power		
Gl	ND	Ground		

3198 tbl 01

### Truth Table I: Chip Enable(1)

ΖĒ	<u>C</u> E₀	CE <sub>1</sub>	Mode
	VIL	VIH	Port Selected (TTL Active)
L	<u>&lt;</u> 0.2V	≥Vcc -0.2V	Port Selected (CMOS Active)
	VIH	Х	Port Deselected (TTL Inactive)
	Х	VIL	Port Deselected (TTL Inactive)
Н	≥Vcc -0.2V	Х	Port Deselected (CMOS Inactive)
	Х	<u>&lt;</u> 0.2V	Port Deselected (CMOS Inactive)

NOTES:

3198 tbl 02

### Truth Table II: Non-Contention Read/Write Control

	Inputs <sup>(1)</sup>			Outputs					
CE(2)	R/W	Œ	SEM	I/O <sub>0-7</sub>	Mode				
Н	Х	Χ	Н	High-Z	Deselected: Power-Down				
L	L	Χ	Н	DATAIN	Write to memory				
L	Н	L	Н	<b>DATA</b> out	Read memory				
Х	Χ	Н	Χ	High-Z	Outputs Disabled				

#### NOTES:

3198 tbl 03

- 1.  $A_{0L} A_{15L} \neq A_{0R} A_{15R}$ .
- 2. Refer to Chip Enable Truth Table.

### Truth Table III: Semaphore Read/Write Control<sup>(1)</sup>

	Inp	outs		Outputs				
CE(2)	R/W	ŌĒ	SEM	I/O <sub>0-7</sub>	Mode			
Н	Н	L	L	DATAout	Read Semaphore Flag Data Out			
Н	<b>↑</b>	Χ	L	DATAIN	Write I/Oo into Semaphore Flag			
L	Χ	Χ	L		Not Allowed			

#### NOTES

3198 tbl 04

- 1. There are eight semaphore flags written to via I/Oo and read from all the I/Os (I/Oo-I/O7). These eight semaphore flags are addressed by Ao-A2.
- 2. Refer to Chip Enable Truth Table.

<sup>1.</sup> Chip Enable references are shown above with the actual  $\overline{\text{CE}}_0$  and CE1 levels,  $\overline{\text{CE}}$  is a reference only.

### Absolute Maximum Ratings(1)

Symbol	Rating	Commercial & Industrial	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-65 to +150	°C
ЮИТ	DC Output Current	50	mA

3198 tbl 05

#### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may
  cause permanent damage to the device. This is a stress rating only and
  functional operation of the device at these or any other conditions above those
  indicated in the operational sections of this specification is not implied. Exposure
  to absolute maximum rating conditions for extended periods may affect
  reliability.
- VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 10%.

# Maximum Operating Temperature and Supply Voltage<sup>(1)</sup>

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V <u>+</u> 10%
Industrial	-40°C to +85°C	0V	5.0V <u>+</u> 10%

3198 tbl 06

#### NOTES:

1. This is the parameter TA. This is the "instant on" case temperature.

## Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Ground	0	0	0	٧
VIH	Input High Voltage	2.2	_	6.0(2)	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	V

3198 thl 07

#### NOTES:

- 1.  $VIL \ge -1.5V$  for pulse width less than 10ns.
- 2. VTERM must not exceed Vcc + 10%.

#### Capacitance

 $(TA = +25^{\circ}C, f = 1.0mhz) (TQFP Only)$ 

Symbol	Parameter	Conditions	Max.	Unit	
CIN	Input Capacitance	VIN = 0V	9	pF	
Соит <sup>(2)</sup>	Output Capacitance	Vout = 0V	10	pF	

#### NOTES

- This parameter is determined by device characterization but is not production tested.
- 2. Cout also references Ci/o.

# DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range $^{(2)}$ (Vcc = 5.0V $\pm$ 10%)

			7008S		700		
Symbol	Parameter Test Conditions		Min.	Max.	Min.	Max.	Unit
Iu	Input Leakage Current <sup>(1)</sup>	Vcc = 5.5V, $VIN = 0V$ to $Vcc$	_	10	_	5	μΑ
<b>I</b> LO	Output Leakage Current	$\overline{\text{CE}} = \text{ViH, Vout} = \text{0V to Vcc}$	_	10	_	5	μΑ
Vol	Output Low Voltage	lol = 4mA	_	0.4	_	0.4	V
Vон	Output High Voltage	Iон = -4mA	2.4	_	2.4		V

3198 tbl 09

- 1. At  $Vcc \le 2.0V$ , input leakages are undefined.
- 2. Refer to Chip Enable Truth Table.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1,6)</sup> (Vcc = 5.0V ± 10%)

		appry vortage is			7008	3X15 Only	7008 Com'l	3X20	7008 Com'l	3X25 Only			
Symbol	Parameter	Test Condition	Version		Version		Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Unit
Icc	Dynamic Operating Current (Both Ports Active)		COM'L	S L	205 200	365 325	190 180	325 285	180 170	305 265	mA		
			IND	S L			 180	 335		1 1			
ISB1	Standby Current (Both Ports - TTL Level	CEL = CER = VIH SEMR = SEML = VIH	COM'L	S L	65 65	110 90	50 50	90 70	40 40	85 60	mA		
	Inputs)	$f = fMAX^{(3)}$	IND	S L			— 50	— 85	_				
ISB2	Standby Current (One Port - TTL Level Inputs)		COM'L	S L	130 130	245 215	115 115	215 185	105 105	200 170	mA		
			IND	S L			 115	_ 220		1 1			
ISB3	Full Standby Current (Both Ports - All CMOS Level Inputs)	Both Ports CEL and CER > VCC - 0.2V VIN > VCC - 0.2V or	COM'L	S L	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	mA		
	Level Inputs)	$\frac{VIN \ge VCC - 0.2V}{SEMR} = \frac{SEML}{S} VCC - 0.2V$	IND	S L			0.2	_ 10		1 1			
ISB4	Full Standby Current (One Port - All CMOS Level Inputs)	<u>CE</u> "A" < 0.2V and <u>CE"B" &gt; VCC -</u> 0.2V <sup>(5)</sup>	COM'L	S L	120 120	220 190	110 110	190 160	100 100	170 145	mA		
	τενει πιβαιο)		IND	S L		_	 110	_ 195		1 1			

3198 tbl 10a

3198 tbl 10b

						7008X35 Com'l Only		7008X55 Com'l & Ind	
Symbol	Parameter	Test Condition	Version	l	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Unit
Icc	C Dynamic Operating Current (Both Ports Active) $\overline{\overline{CE}} = VIL$ , Outputs Disabled $\overline{SEM} = VIH$ $f = f_{MAX}^{(3)}$		COM'L	S L	160 160	295 255	150 150	270 230	mA
		T = TMAX <sup>(3)</sup>	IND	S L			150 150	310 270	
ISB1	Standby Current (Both Ports - TTL Level	CEL = CER = VIH SEMR = SEML = VIH	COM'L	S L	30 30	85 60	20 20	85 60	mA
	Inputs)		IND	S L			13 13	100 80	
ISB2	Standby Current (One Port - TTL Level Inputs)	CE*A* = VIL and CE*B* = VIH <sup>(5)</sup> Active Port Outputs Disabled, f=fMaX <sup>(3)</sup>	COM'L	S L	95 95	185 155	85 85	165 135	mA
		SEMR = SEML = VIH	IND	S L			85 85	195 165	
ISB3	Full Standby Current (Both Ports - All CMOS Level Inputs)	Both Ports CEL and CER ≥ VCC - 0.2V	COM'L	S L	1.0 0.2	15 5	1.0 0.2	15 5	mA
	Level Inputs)	$ \begin{array}{l} \text{VIN} \geq \text{VCC} - 0.2\text{V or} \\ \text{VIN} \leq 0.2\text{V, } f = 0^{(4)} \\ \text{SEMR} = \overline{\text{SEML}} \geq \text{VCC} - 0.2\text{V} \\ \end{array} $	IND	S L			1.0 0.2	30 10	
ISB4	Full Standby Current (One Port - All CMOS	©E'A" ≤ 0.2V and ©E'B' ≥ VCC - 0.2V <sup>(5)</sup>	COM'L	S L	90 90	160 135	80 80	135 110	mA
	Level Inputs)		IND	S L			80 80	175 150	

- 1. 'X' in part numbers indicates power rating (S or L)
- 2. Vcc = 5V, TA = +25°C, and are not production tested. Icccc = 120mA (Typ.)
- 3. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/ tRc, and using "AC Test Conditions" of input levels of GND to 3V.
- 4. f = 0 means no address or control lines change.
- 5. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 6. Refer to Chip Enable Truth Table.

#### **AC Test Conditions**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1 and 2
	3198 tbl 11






Figure 1. AC Output Test Load

Figure 2. Output Test Load (for tLz, tHz, twz, tow) \* Including scope and jig.

### Waveform of Read Cycles<sup>(5)</sup>



## Timing of Power-Up Power-Down



- 1. Timing depends on which signal is asserted last,  $\overline{\text{OE}}$  or  $\overline{\text{CE}}$ .
- 2. Timing depends on which signal is de-asserted first  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$ .
- 3. tbbb delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last taoe, tace, tax or tBDD.
- 5.  $\overline{SEM} = VIH.$
- 6. Refer to Chip Enable Truth Table.

### AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(6)</sup>

		7008X15 Com'l Only					3X25 I Only	7008X35 Com'l Only		7008X55 Com'l & Ind		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE											
trc	Read Cycle Time	15	-	20	_	25	_	35		55	_	ns
taa	Address Access Time	_	15	_	20	_	25		35	-	55	ns
tace	Chip Enable Access Time <sup>(4)</sup>	_	15	_	20		25	_	35		55	ns
taoe	Output Enable Access Time	_	10	_	12	_	13	_	20	_	30	ns
toн	Output Hold from Address Change	3	_	3	_	3	_	3		3	_	ns
tlz	Output Low-Z Time <sup>(1,2)</sup>	3	_	3	_	3	_	3		3	_	ns
thz	Output High-Z Time <sup>(1,2)</sup>	_	10	_	12	_	15	_	15	_	25	ns
tpu	Chip Enable to Power Up Time <sup>(2)</sup>	0	_	0	_	0	_	0	_	0	_	ns
tpd	Chip Disable to Power Down Time <sup>(2)</sup>	_	15	_	20	_	25	_	35	_	50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	10	_	10	_	12	_	15	_	15	_	ns
tsaa	Semaphore Address Access Time	_	15		20		25	_	35	_	55	ns

3198 tbl 12


### AC Electrical Characteristics Over the Operating Temperature and Supply Voltage<sup>(6)</sup>

			008X15 7008X20 om'l Only Com'l & Ind		7008X25 Com'l Only		7008X35 Com'l Only		7008X55 Com'l & Ind			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE CY	WRITE CYCLE											
twc	Write Cycle Time	15		20		25		35		55		ns
tew	Chip Enable to End-of-Write <sup>(3)</sup>	12		15	_	20		30		45		ns
taw	Address Valid to End-of-Write	12	_	15	_	20	_	30	_	45	_	ns
tas	Address Set-up Time <sup>(3)</sup>	0	_	0	_	0	_	0	_	0		ns
twp	Write Pulse Width	12	_	15	_	20	_	25	_	40	_	ns
twr	Write Recovery Time	0	_	0	_	0		0		0		ns
tow	Data Valid to End-of-Write	10	_	15	_	15	_	15		30	_	ns
tHZ	Output High-Z Time <sup>(1,2)</sup>		10		12		15		15		25	ns
tон	Data Hold Time <sup>(5)</sup>	0	_	0	_	0	_	0		0		ns
twz	Write Enable to Output in High-Z <sup>(1,2)</sup>		10		12		15		15		25	ns
tow	Output Active from End-of-Write <sup>(1,2,5)</sup>	0	_	0	_	0		0		0		ns
tswrd	SEM Flag Write to Read Time	5	_	5		5		5		5		ns
tsps	SEM Flag Contention Window	5		5	_	5	_	5		5		ns


3198 tbl 13

- 1. Transition is measured 0mV from Low- or High-impedance voltage with Output Test Load (Figure 2).
- 2. This parameter is guaranteed by device characterization, but is not production tested.
- 3. To access RAM,  $\overline{CE} = VIL$  and  $\overline{\overline{SEM}} = VIH$ . To access semaphore,  $\overline{CE} = VIH$  and  $\overline{\overline{SEM}} = VIL$ . Either condition must be valid for the entire tew time. 4. To access RAM,  $\overline{CE} = VIL$  and  $\overline{\overline{SEM}} = VIH$ . To access semaphore,  $\overline{CE} = VIH$  and  $\overline{\overline{SEM}} = VIL$ .
- 5. The specification for ton must be met by the device supplying write data to the RAM under all operating conditions. Although ton and tow values will vary over voltage and temperature, the actual toH will always be smaller than the actual tow.
- 6. 'X' in part numbers indicates power rating (s or L).

### Timing Waveform of Write Cycle No. 1, R/W Controlled Timing (1,5,8)




## Timing Waveform of Write Cycle No. 2, **CE** Controlled Timing<sup>(1,5)</sup>



- 1.  $\ensuremath{\text{R/\overline{W}}}$  or  $\overline{\text{CE}}$  must be HIGH during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a  $\underline{\mathsf{LOW}}$   $\overline{\mathsf{CE}}$  and a LOW  $\overline{\mathsf{R/W}}$  for memory array writing cycle.
- 3. two is measured from the earlier of  $\overline{CE}$  or  $R/\overline{W}$  (or  $\overline{SEM}$  or  $R/\overline{W}$ ) going HIGH to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal is asserted last,  $\overline{\text{CE}}$  or  $R/\overline{W}$ .
- 7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured 0mV from steady state with the Output Test Load (Figure 2).
- 8. If  $\overline{OE}$  is LOW during  $R\overline{NW}$  controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If  $\overline{OE}$  is HIGH during an  $R\overline{NW}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 9. To access RAM,  $\overline{\text{CE}} = \text{V}_{\text{IL}}$  and  $\overline{\text{SEM}} = \text{V}_{\text{IH}}$ . To access semaphore,  $\overline{\text{CE}} = \text{V}_{\text{IH}}$  and  $\overline{\text{SEM}} = \text{V}_{\text{IL}}$ . Lew must be met for either condition.
- 10. Refer to Chip Enable Truth Table.


### Timing Waveform of Semaphore Read after Write Timing, Either Side(1)



#### NOTES:

- 1.  $\overline{\text{CE}}$  = ViH for the duration of the above timing (both write and read cycle) (Refer to Chip Enable Truth Table).
- 2. "DATAOUT VALID" represents all I/O's (I/Oo I/O15) equal to the semaphore value.

## Timing Waveform of Semaphore Write Contention (1,3,4)



- 1. Dor = Dol = Vil,  $\overline{CE}$ L =  $\overline{CE}$ R = ViH (Refer to Chip Enable Truth Table).
- 2. All timing is the same for left and right ports. Port "A" may be either left or right port. "B" is the opposite from port "A".
- 3. This parameter is measured from R/W\*A\* or SEM\*A\* going HIGH to R/W\*B\* or SEM\*B\* going HIGH.
- 4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.


### AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(6)</sup>

		7008X15 Com'l Only		7008X20 Com'l & Ind		7008X25 Com'l Only		7008X35 Com'l Only		7008X55 Com'l & Ind		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY TIM	ING (M/\$=Vih)											
tbaa	BUSY Access Time from Address Match		15		20		20		20		45	ns
tbda	BUSY Disable Time from Address Not Matched		15	_	20	_	20	_	20		40	ns
<b>t</b> BAC	BUSY Access Time from Chip Enable Low		15	_	20	_	20	_	20		40	ns
tBDC	BUSY Access Time from Chip Enable High		15		17		17		20		35	ns
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5		5		5		5	_	5		ns
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>		15	_	20	_	25	_	35		55	ns
twн	Write Hold After BUSY <sup>(5)</sup>	12		15		17	_	25	_	25		ns
BUSY TIM	ING (M/\$=VIL)											
twB	BUSY Input to Write <sup>(4)</sup>	0		0	_	0		0	_	0		ns
twn	Write Hold After BUSY <sup>(5)</sup>	12		15		17	_	25	_	25		ns
PORT-TO-	PORT DELAY TIMING											
twdd	Write Pulse to Data Delay <sup>(1)</sup>		30		45	_	50		60		80	ns
todo	Write Data Valid to Read Data Delay <sup>(1)</sup>	_	25	_	30	_	35	_	45		65	ns

3198 tbl 14

- 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and BUSY (M/S = VIH)".
- 2. To ensure that the earlier of the two ports wins.
- 3. tbdd is a calculated parameter and is the greater of 0, twdd twp (actual) or tddd tdw (actual).
- 4. To ensure that the write cycle is inhibited on port "B" during contention on port "A".
- 5. To ensure that a write cycle is completed on port "B" after contention on port "A".
- 6. 'X' in part numbers indicates power rating (S or L).

## Timing Waveform of Write with Port-to-Port Read and $\overline{\textbf{BUSY}}^{(2,5)}$ (M/ $\overline{\textbf{S}}$ = VIH)<sup>(4)</sup>




#### NOTES

3198 drw 13


- 1. To ensure that the earlier of the two ports wins. taps is ignored for  $M/\overline{S} = V_{IL}$  (SLAVE).
- 2.  $\overline{CE}_L = \overline{CE}_R = V_{IL}$ , refer to Chip Enable Truth Table.
- 3.  $\overline{OE} = V_{IL}$  for the reading port.
- 4. If  $M/\overline{S} = VIL$  (SLAVE), then  $\overline{BUSY}$  is an input ( $\overline{BUSY}^*A^* = VIH$  and  $\overline{BUSY}^*B^* = "don't care"$ , for this example).
- 5. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".

### Timing Waveform of Write with **BUSY** (M/**S** = VIL)




- 1. twn must be met for both  $\overline{BUSY}$  input (SLAVE) and output (MASTER).
- 2. BUSY is asserted on port "B" blocking R/W"B", until BUSY"B" goes HIGH.
- 3. two is only for the 'Slave' version.

### Waveform of **BUSY** Arbitration Controlled by $\overline{CE}$ Timing<sup>(1,3)</sup> (M/ $\overline{S}$ = VIH)



# Waveform of $\overline{\textbf{BUSY}}$ Arbitration Cycle Controlled by Address Match Timing<sup>(1)</sup> (M/ $\overline{\textbf{S}}$ = VIH)



#### NOTES

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
- 2. If taps is not satisfied, the BUSY signal will be asserted on one side or another but there is no guarantee on which side BUSY will be asserted.
- 3. Refer to Chip Enable Truth Table.

### AC Electrical Characteristics Over the

#### Operating Temperature and Supply Voltage Range<sup>(1)</sup>

•		7008X15 Com'l Only					7008X25 Com'l Only		7008X35 Com'l Only		7008X55 Com'l & Ind	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
INTERRUP	T TIMING											
tas	Address Set-up Time	0	_	0	_	0	_	0	_	0	_	ns
twr	Write Recovery Time	0	_	0	_	0	_	0	_	0	_	ns
tins	Interrupt Set Time	_	15		20	_	20		25	_	40	ns
tinr	Interrupt Reset Time	_	15		20	_	20		25		40	ns


3198 tbl 15


NOTES

1. 'X' in part numbers indicates power rating (S or L).

3198 tbl 16

### Waveform of Interrupt Timing(1,5)





#### NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
- 2. See Interrupt Truth Table.
- Timing depends on which enable signal (CE or R/W) is asserted last.
   Timing depends on which enable signal (CE or R/W) is de-asserted first.
- 5. Refer to Chip Enable Truth Table.

## Truth Table IV — Interrupt Flag<sup>(1,4,5)</sup>

		Left Port			Right Port					
R/₩L	CE	<u>OE</u> ∟	A15L-A0L	ĪNT∟	R/W̄R	CE	<del>OE</del> R	A15R-A0R	Ī <b>NT</b> R	Function
L	L	Х	FFFF	Х	Х	Х	Х	Х	L <sup>(2)</sup>	Set Right INTR Flag
Х	Х	Х	Х	Х	Х	L	L	FFFF	H <sup>(3)</sup>	Reset Right INTR Flag
Х	Х	Х	Х	L <sup>(3)</sup>	L	L	Х	FFFE	Х	Set Left INTL Flag
Х	L	L	FFFE	H <sup>(2)</sup>	Х	Х	Х	X	Х	Reset Left INTL Flag

- 1. Assumes  $\overline{BUSY}_L = \overline{BUSY}_R = V_{IH}$ . 2. If  $\overline{BUSY}L = VIL$ , then no change.
- 3. If  $\overline{BUSY}R = VIL$ , then no change.
- 4. INTL and INTR must be initialized at power-up.
- 5. Refer to Chip Enable Truth Table.

## Truth Table V —Address **BUSY** Arbitration<sup>(4)</sup>

	ln	puts	Out	puts	
ΕĒL	<u>C</u> E <sub>R</sub>	Aol-A15l Aor-A15r	BUS YL(1)	BUSY <sub>R</sub> (1)	Function
Χ	Χ	NO MATCH	Н	Н	Normal
Н	Χ	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit <sup>(3)</sup>

3198 tbl 17

#### NOTES:

- 1. Pins  $\overline{\text{BUSY}}_{\text{L}}$  and  $\overline{\text{BUSY}}_{\text{R}}$  are both outputs when the part is configured as a master. Both are inputs when configured as a slave.  $\overline{\text{BUSY}}$  outputs on the IDT7008 are push-pull, not open drain outputs. On slaves the  $\overline{\text{BUSY}}$  input internally inhibits writes.
- 2. "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable after the address and enable inputs of this port. If taps is not met, either BUSYL or BUSYR = LOW will result. BUSYL and BUSYR outputs can not be LOW simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.
- 4. Refer to Chip Enable Truth Table.

#### Truth Table VI — Example of Semaphore Procurement Sequence (1,2,3)

Functions	Do - D7 Left	Do - D7 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTES: 3198 bl 18

- 1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7008.
- 2. There are eight semaphore flags written to via I/Oo and read from all I/O's (I/Oo-I/O7). These eight semaphores are addressed by Ao-A2.
- 3.  $\overline{\text{CE}} = \text{ViH}$ ,  $\overline{\text{SEM}} = \text{ViL}$  to access the semaphores. Refer to the Semaphore Read/Write Control Truth Table.

### Functional Description

The IDT7008 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7008 has an automatic power down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$ o and CE1 control the on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text{CE}}$  HIGH). When a port is enabled, access to the entire memory array is permitted.

#### Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag

(INTL) is asserted when the right port writes to memory location FFFE (HEX), where a write is defined as  $\overline{CE}R = R/WR = VIL$  per the Truth Table. The left port clears the interrupt through access of address location FFFE when  $\overline{CE}L = \overline{OE}L = VIL$ ,  $R/\overline{W}$  is a "don't care". Likewise, the right port interrupt flag ( $\overline{INTR}$ ) is asserted when the left port writes to memory location FFFF (HEX) and to clear the interrupt flag ( $\overline{INTR}$ ), the right port must read the memory location FFFF. The message (8 bits) at FFFE or FFFF is user-defined since it is an addressable SRAM location. If the interrupt function is not used, address locations FFFE and FFFF are not used as mail boxes, but as part of the random access memory. Refer to Table IV for the interrupt operation.

#### **Busy Logic**

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The  $\overline{\text{BUSY}}$  pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a  $\overline{\text{BUSY}}$  indication, the write signal is gated internally to prevent the write from proceeding.

The use of  $\overline{BUSY}$  logic is not required or desirable for all applications. In some cases it may be useful to logically OR the  $\overline{BUSY}$  outputs together and use any  $\overline{BUSY}$  indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of  $\overline{BUSY}$  logic is not desirable, the  $\overline{BUSY}$  logic can be disabled by placing the part in slave mode with the  $\overline{M/S}$  pin. Once in slave mode the  $\overline{BUSY}$  pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the  $\overline{BUSY}$  pins HIGH. If desired, unintended write operations can be prevented to a port by tying the  $\overline{BUSY}$  pin for that port LOW.

The BUSY outputs on the IDT7008 RAM in master mode, are pushpull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the BUSY indication for the resulting array requires the use of an external AND gate.




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7008 RAMs.

## Width Expansion Busy Logic Master/Slave Arrays

When expanding an IDT7008 RAM array in width while using  $\overline{B}USY$  logic, one master part is used to decide which side of the RAMs array will receive a  $\overline{B}USY$  indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the  $\overline{B}USY$  signal as a write inhibit signal. Thus on the IDT7008 RAM the  $\overline{B}USY$  pin is an output if the part is used as a master (M/ $\overline{S}$  pin = VIL), and the  $\overline{B}USY$  pin is an input if the part used as a slave (M/ $\overline{S}$  pin = VIL) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating  $\overline{BUSY}$  on one side of the array and another master indicating  $\overline{BUSY}$  on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The BUSY arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a BUSY flag to be output from the master before the actual write pulse can be initiated with the RIW signal. Failure to observe this timing can

result in a glitched internal write inhibit signal and corrupted data in the slave.

#### Semaphores

The IDT7008 is an extremely fast Dual-Port 64K x 8 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by  $\overline{\text{CE}}$ , the Dual-Port RAM enable, and  $\overline{\text{SEM}}$ , the semaphore enable. The  $\overline{\text{CE}}$  and  $\overline{\text{SEM}}$  pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table II where  $\overline{\text{CE}}$  and  $\overline{\text{SEM}}$  are both HIGH.

Systems which can best use the IDT7008 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7008s hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7008 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

### How the Semaphore Flags Work

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via

the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active LOW. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7008 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a LOW input on the  $\overline{\text{SEM}}$  pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address,  $\overline{\text{CE}}$ , and R/ $\overline{\text{W}}$ ) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins Ao – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a LOW level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table VI). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ( $\overline{SEM}$ ) and output enable ( $\overline{OE}$ ) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ( $\overline{SEM}$  or  $\overline{OE}$ ) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table VI). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right

side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag LOW and the other side HIGH. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip




Figure 4. IDT7008 Semaphore Logic


over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay LOW until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

#### Ordering Information



#### NOTES:

- 1. Industrial temperature range is available on selected TQFP packages in standard power. For other speeds, packages and powers contact your sales office.
- Green parts available. For specific speeds, packages and powers contact your local sales office.
   LEAD FINISH (SnPb) parts are Obsolete excluding PGA. Product Discontinuation Notice PDN# SP-17-02
   Note that information regarding recently obsoleted parts are included in this datasheet for customer convenience.

### Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
15	7008L15JG	PLG84	PLCC	С
	7008L15JG8	PLG84	PLCC	С
	7008L15PFG	PNG100	TQFP	С
	7008L15PFG8	PNG100	TQFP	С
20	7008L20JGI	PLG84	PLCC	I
	7008L20JGl8	PLG84	PLCC	ı
	7008L20PFGI	PNG100	TQFP	1
	7008L20PFGl8	PNG100	TQFP	ı
25	7008L25G	GU84	PGA	С
35	7008L35G	GU84	PGA	С
55	7008L55G	GU84	PGA	С

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
25	7008S25G	GU84	PGA	С
35	7008S35G	GU84	PGA	С
55	7008S55G	GU84	PGA	С

## Datasheet Document History

01/06/99:		Initiated datasheet document history
		Converted to new format
	D 2 1 2	Cosmetic and typographical corrections
0./ 100 100	Pages 2 and 3	Added additional notes to pin configurations
06/03/99:		Changed drawing format
11/10/99:	Б. /	Replaced IDT logo
05/08/99:	Page 6	Increased storage temperature parameter
	D 7	Clarified TA parameter
	Page 7	DC Electrical parameters–changed wording from "open" to "disabled"
07/07/04	D 0 4	Changed ±200mV to 0mV in notes
07/26/04:	Page 2 - 4	Added date revision for pin configurations
	Page 6	Updated Capacitance table
	Page 7	Added 15ns commercial speed grade to the DC Electrical Characteristics
	D 0 10 0 14	Added 20ns Industrial temp for low power to DC Electrical Characteristics
	Page 9, 12 & 14	Added 15ns commercial speed grade to AC Electrical Characteristics
	D 40	Added 20ns Industrial temp for low power to AC Electrical Chars for Read, Write, Busy & Interrupt
	Page 19	Added Commercial for 15ns and Industrial temp to 20ns in ordering information
0.410.010.4	Page 1 & 19	Replaced old TM logo with new TM logo
04/03/06:	Page 1	Added green availability to features
40104100	Page 19	Added green indicator to ordering information
10/21/08:	Page 19	Removed "IDT" from orderable part number
10/02/14:	Page 19	Added Tape & Reel to Ordering Information
0.410.414.4	Page 2, 3, 4 & 19	The package codes for PN100-1, G108-1 & J84-1 changed to PN100, G108 & J84
04/06/16:	Page 2	Changed diagram for the J84 pin configuration by rotating package pin labels and pin
		numbers 90 degrees clockwise to reflect pin1 orientation and added pin 1 dot at pin 1
		Removed J84 chamfer and aligned the top and bottom pin labels in the standard direction
	Page 3	Changed diagram for the PN100 pin configuration by rotating package pin labels and pin
		numbers 90 degrees counter clockwise to reflect pin 1 orientation and added pin 1 dot at pin 1
		Added the IDT logo, changed the text to be in alignment with new diagram marking specs, removed
		date from all pin configurations and updated footnote references for the J84 & the PN100
	Page 6	Military grade removed from Absolute Max and Max Operating tables
	Page 7, 9, 12 & 14	Military grade removed from all DC Elec & all AC Elec tables for all speeds
00/0//40	Page 19	Military grade removed from Ordering Information
03/06/18:		Product Discontinuation Notice - PDN# SP-17-02
		Last time buy expires June 15, 2018
08/07/19:	Page 1 & 19	Deleted obsolete Commercial speed grade 20ns and Industrial speed grade 55ns
	Page 2, 3 & 4	Updated package codes J84 to PLG84, PN100 to PNG100 and G84 to GU84
	Page 19	Added Orderable Part Information tables
01/05/22:	Page 1 - 21	Source file updated to reflect previous Corporate Marketing rebranding
	Page 2 - 4	Updated package codes

#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/