

# ±15 kV ESD Protected, Slew Rate Limited, 5 V, RS-485 Transceiver

ADM483E

#### **FEATURES**

±15 kV ESD protection
250 kbps data rate
Reduced slew rate for low EM interference
Single 5 V ± 10% supply
-7 V to +12 V bus common-mode range
Up to 32 nodes on the bus
Receiver open-circuit, fail-safe design
Short-circuit protection
36 μA supply current
0.1 μA shutdown current

#### **APPLICATIONS**

Low power RS-485 systems
Electrically harsh environments
EMI sensitive applications
DTE-DCE interface
Packet switching
Local area networks


#### **GENERAL DESCRIPTION**

The ADM483E is a 5 V, low power data transceiver with  $\pm 15$  kV ESD protection suitable for half-duplex communication on multipoint bus transmission lines. The ADM483E is designed for balanced data transmission and complies with TIA/EIA Standards RS-485 and RS-422, which allow up to 32 transceivers on a bus.

The ADM483E has a low current shutdown mode in which it consumes only 0.1  $\mu A$ .

Because only one driver is enabled at any time, the output of a disabled or power-down driver is three-stated to avoid overloading the bus.

#### **FUNCTIONAL BLOCK DIAGRAM**



Drivers are short-circuit current-limited and are protected against excessive power dissipation by thermal shutdown circuitry that places their outputs into a high impedance state. The receiver input has a fail-safe feature that guarantees a logic high output if the input is open circuit.

The ADM483E is fully specified over the industrial temperature ranges and is available in 8-lead SOIC\_N packages.

### **TABLE OF CONTENTS**

reatures	. 1
Applications	. 1
Functional Block Diagram	. 1
General Description	. 1
Revision History	. 2
Specifications	. 3
Timing Specifications	. 4
Absolute Maximum Ratings	. 5
ESD Caution	. 5
Pin Configuration and Function Descriptions	. 6
Typical Performance Characteristics	. 7

lest Circuits and Switching Characteristics	9
General Information	11
ESD Transient Protection Scheme	11
ESD Testing	12
Applications Information	13
Differential Data Transmission	13
Cable and Data Rate	13
Outline Dimensions	14
Ordering Guide	14

#### **REVISION HISTORY**

#### 12/07—Rev. 0 to Rev. A

Updated Format	.Universal
Changes to Features	1
Changes to General Description	1
Changes to Table 1	3
Changes to Table 2	4
Changes to Table 3	5
Changes to Table 5	6
Changes to Typical Performance Characteristics Section	on 7
Changes to Test Circuits and Switching Characteristics	Section9
Changes to General Information Section	11
Updated Outline Dimensions	14
Changes to Ordering Guide	14

#### 1/97—Revision 0: Initial Version

### **SPECIFICATIONS**

 $V_{\text{CC}}$  = 5 V  $\pm$  10%. All specifications  $T_{\text{MIN}}$  to  $T_{\text{MAX}}$  unless otherwise noted.

Table 1.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
DRIVER					
Differential Output Voltage, VoD			5.0	V	$V_{CC} = 5.25 \text{ V}; R = \infty$ , see Figure 15
	2.0		5.0	V	$R = 50 \Omega$ (RS-422), see Figure 15
	1.5		5.0	V	$R = 27 \Omega$ (RS-485), see Figure 15
	1.5		5.0	V	$V_{IN} = -7 \text{ V to } +12 \text{ V}$
$\Delta  V_{\text{OD}} $ for Complementary Output States			0.2	V	R = 27 $\Omega$ or 50 $\Omega$ , see Figure 15
Common-Mode Output Voltage, Voc			3	V	R = 27 $\Omega$ or 50 $\Omega$ , see Figure 15
$\Delta  V_{OC} $ for Complementary Output States			0.2	V	$R = 27 \Omega \text{ or } 50 \Omega$
Output Short-Circuit Current (V <sub>OUT</sub> = High)			250	mA	$-7 \text{ V} \le \text{V}_0 \le +12 \text{ V}$
Output Short-Circuit Current (Vout = Low)			250	mA	$-7 \text{ V} \le \text{V}_0 \le +12 \text{ V}$
CMOS Input Logic Threshold Low, VINL		1.4	8.0	V	
CMOS Input Logic Threshold High, VINH	2.0	1.4		V	
Logic Input Current (DE, DI)			±1.0	μΑ	
RECEIVER					
Differential Input Threshold Voltage, V <sub>TH</sub>	-0.2		+0.2	V	$-7 \text{ V} \leq \text{V}_{\text{CM}} \leq +12 \text{ V}$
Input Voltage Hysteresis, $\Delta V_{TH}$		70		mV	$V_{CM} = 0 V$
Input Resistance	12			kΩ	$-7 \text{ V} \leq \text{V}_{\text{CM}} \leq +12 \text{ V}$
Input Current (A, B)			1	mA	$V_{IN} = 12 V$
	-0.8			mA	$V_{IN} = -7 V$
Logic Enable Input Current (RE)			±1	μΑ	
CMOS Output Voltage Low, V <sub>OL</sub>			0.4	V	$I_{OUT} = 4.0 \text{ mA}$
CMOS Output Voltage High, Vон	4.0			V	$I_{OUT} = -4.0 \text{ mA}$
Short-Circuit Output Current	7		85	mA	$V_{OUT} = GND \text{ or } V_{CC}$
Three-State Output Leakage Current			±2.0	μΑ	$0.4 \text{ V} \leq \text{V}_{\text{OUT}} \leq 2.4 \text{ V}$
POWER SUPPLY CURRENT					Outputs unloaded, receivers enabled
Icc		36	120	μΑ	$DE = 0 V $ (disabled), $\overline{RE} = 0 V$
		270	360	μΑ	$DE = 5 V$ (enabled), $\overline{RE} = 0 V$
Supply Current in Shutdown		0.1	10	μA	$DE = 0 \text{ V}, \overline{RE} = V_{CC}$
ESD IMMUNITY				1	
ESD Protection		±15		kV	HBM air discharge; Pin A, Pin B

#### **TIMING SPECIFICATIONS**

 $V_{\text{CC}}$  = 5 V  $\pm$  10%. All specifications  $T_{\text{MIN}}$  to  $T_{\text{MAX}}$ , unless otherwise noted.

Table 2.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
DRIVER					
Propagation Delay Input to Output (t <sub>PLH</sub> , t <sub>PHL</sub> )	250		2000	ns	$R_L$ Diff = 54 $\Omega$ , $C_{L1}$ = $C_{L2}$ = 100 pF, see Figure 16 and Figure 17
Driver Output to Output (tskew)		100	800	ns	$R_L$ Diff = 54 $\Omega$ , $C_{L1}$ = $C_{L2}$ = 100 pF, see Figure 16 and Figure 17
Driver Rise/Fall Time (t <sub>R</sub> , t <sub>F</sub> )	250		2000	ns	$R_L$ Diff = 54 $\Omega$ , $C_{L1}$ = $C_{L2}$ = 100 pF, see Figure 16 and Figure 17
Driver Enable to Output Valid	250		2000	ns	$R_L = 500 \Omega$ , $C_L = 100 pF$ , see Figure 18 and Figure 19
Driver Disable Timing	300		3000	ns	$R_L = 500 \Omega$ , $C_L = 15 pF$ , see Figure 18 and Figure 19
RECEIVER					
Propagation Delay Input to Output (tplh, tphl)	250		2000	ns	$C_L = 15$ pF, see Figure 20
Skew ( t <sub>PLH</sub> – t <sub>PHL</sub>  )		200		ns	
Receiver Enable (t <sub>EN1</sub> )		10	50	ns	$R_L = 1 \text{ k}\Omega$ , $C_L = 15 \text{ pF}$ , see Figure 22
Receiver Disable (t <sub>EN2</sub> )		10	50	ns	$R_L = 1 \text{ k}\Omega$ , $C_L = 15 \text{ pF}$ , see Figure 22
SHUTDOWN					
Time to Shutdown	50	200	3000	ns	
Driver Enable from Shutdown			5000	ns	$R_L = 500 \Omega$ , $C_L = 100 pF$ , see Figure 18 and Figure 19
Receiver Enable from Shutdown			5000	ns	$R_L = 1 \text{ k}\Omega$ , $C_L = 15 \text{ pF}$ , see Figure 22

#### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

#### Table 3.

Parameter	Rating
V <sub>cc</sub> to GND	−0.5 V to +6 V
Digital I/O Voltage (DE, $\overline{RE}$ )	$-0.5 \text{ V to } (V_{CC} + 0.5 \text{ V})$
Driver Input Voltage (DI)	$-0.5 \text{ V to } (V_{CC} + 0.5 \text{ V})$
Receiver Output Voltage (RO)	$-0.5 \text{ V to } (V_{CC} + 0.5 \text{ V})$
Driver Output/Receiver Input Voltage (Pin A, Pin B)	−9 V to +14 V
ESD Rating: Air (Human Body Model) (Pin A, Pin B)	±15 kV
Power Dissipation 8-Lead SOIC_N	470 mW
$\theta_{\text{JA}}$ , Thermal Impedance	110°C/W
Operating Temperature Range	
Industrial (A Version)	−40°C to +85°C
Storage Temperature Range	−65°C to +150°C
Lead Temperature (Soldering, 10 sec)	300°C
Vapor Phase (60 sec)	215℃
Infrared (15 sec)	220°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 2. Pin Configuration

#### **Table 4. Pin Function Descriptions**

Pin No.	Mnemonic	Description
1	RO	Receiver Output. When enabled, if A > B by 200 mV, then RO = high. If A < B by 200 mV, then RO = low.
2	RE	Receiver Output Enable. A low level enables the receiver output, RO. A high level places the receiver output in a high impedance state.
3	DE	Driver Output Enable. A high level enables the driver differential outputs, A and B. A low level places the driver differential outputs in a high impedance state.
4	DI	Driver Input. When the driver is enabled, a logic low on DI forces A low and B high. A logic high on DI forces A high and B low.
5	GND	Ground Connection, 0 V.
6	Α	Noninverting Receiver Input A/Driver Output A.
7	В	Inverting Receiver Input B/Driver Output B.
8	Vcc	Power Supply, 5 V ± 10%.

#### **Table 5. Selection Table**

Part No.	Duplex	Data Rate (kbps)	Low Power Shutdown	Tx/Rx Enable	l <sub>cc</sub> (μA)	No. of Tx/Rx on Bus	ESD kV
ADM483E	Half	250	Yes	Yes	36	32	±15

### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. Output Current vs. Receiver Output Low Voltage




Figure 4. Output Current vs. Receiver Output High Voltage




Figure 5. Receiver Output High Voltage vs. Temperature




Figure 6. Receiver Output Low Voltage vs. Temperature




Figure 7. Driver Output Current vs. Differential Output Voltage




Figure 8. Driver Differential Output Voltage vs. Temperature




Figure 9. Output Current vs. Driver Output Low Voltage




Figure 10. Output Current vs. Driver Output High Voltage




Figure 11. ADM483E Supply Current vs. Temperature




Figure 12. Shutdown Current vs. Temperature




Figure 13. ADM483E Receiver tphL




Figure 14. ADM483E Receiver t<sub>PLH</sub> Driven by External RS-485 Device

### TEST CIRCUITS AND SWITCHING CHARACTERISTICS




Figure 21. Receiver Propagation Delays




Figure 22. Receiver Enable and Disable Times

#### **GENERAL INFORMATION**

The ADM483E is a robust RS-485 transceiver that operates from a single 5 V supply.

It is ideally suited for operation in electrically harsh environments or where cables may be plugged and unplugged. It is also immune to high RF field strengths without special shielding precautions. The ADM483E is intended for balanced data transmission and complies with both EIA Standards RS-485 and RS-422. It contains a differential line driver and a differential line receiver; it is suitable for half-duplex data transmission because the driver and receiver share the same differential pins.

The input impedance on the ADM483E is 12 k $\Omega$ , allowing up to 32 transceivers on the differential bus.

The ADM483E operates from a single 5 V  $\pm$  10% power supply. Excessive power dissipation caused by bus contention or by output shorting is prevented by a thermal shutdown circuit. This feature forces the driver output into a high impedance state if, during fault conditions, a significant temperature increase is detected in the internal driver circuitry.

The receiver has a fail-safe feature that results in a logic high output state if the inputs are unconnected (floating).

A high level of robustness is achieved using internal protection circuitry, eliminating the need for external protection components such as transorbs or surge suppressors.

Low electromagnetic emissions are achieved using slew limited drivers, minimizing interference both conducted and radiated.

The ADM483E can transmit at data rates up to 250 kbps.

A typical application for the ADM483E is illustrated in Figure 23. This figure shows a half-duplex link where data may be transferred at rates up to 250 kbps. A terminating resistor is shown at both ends of the link. This termination is not critical because the slew rate is controlled by the ADM483E and reflections are minimized.

The communications network can be extended to include multipoint connections as shown in Figure 26. Up to 32 transceivers can be connected to the bus.




Figure 23. Typical Half-Duplex Link Application

Table 6 and Table 7 show the truth tables for transmitting and receiving.

**Table 6. Transmitting Truth Table** 

_		Inputs	Outputs		
	RE DE DI			В	A
-	X <sup>1</sup>	1	1	0	1
	$X^1$	1	0	1	0
	0	0	X <sup>1</sup>	High-Z	High-Z
	1	0	$X^1$	High-Z High-Z	High-Z High-Z

<sup>&</sup>lt;sup>1</sup> X = don't care.

**Table 7. Receiving Truth Table** 

In	puts	Outputs		
RE	DE	A – B	RO	
0	0	≥ +0.2 V	1	
0	0	≤ -0.2 V	0	
0	0	Inputs O/C	1	
1	0	X <sup>1</sup>	High-Z	

<sup>&</sup>lt;sup>1</sup> X = don't care.

#### **ESD TRANSIENT PROTECTION SCHEME**

The ADM483E uses protective clamping structures on its inputs and outputs that clamp the voltage to a safe level and dissipate the energy present in ESD (electrostatic discharge).

The protection structure achieves ESD protection up to  $\pm 15~\rm kV$  according to the Human Body Model.

#### **ESD TESTING**

Two coupling methods are used for ESD testing: contact discharge and air-gap discharge. Contact discharge calls for a direct connection to the unit being tested. Air-gap discharge uses a higher test voltage but does not make direct contact with the unit under test. With air-gap discharge, the discharge gun is moved toward the unit under test, developing an arc across the air gap. This method is influenced by humidity, temperature, barometric pressure, distance, and rate of closure of the discharge gun. The contact discharge method, though less realistic, is more repeatable and is gaining acceptance and preference over the air-gap method.

Although very little energy is contained within an ESD pulse, the extremely fast rise time, coupled with high voltages, can cause failures in unprotected semiconductors. Catastrophic destruction may occur immediately as a result of arcing or heating. Even if catastrophic failure does not occur immediately, the device may suffer from parametric degradation, which can result in degraded performance. The cumulative effects of continuous exposure may eventually lead to complete failure.




Figure 24. ESD Generator

I/O lines are particularly vulnerable to ESD damage. Simply touching or plugging in an I/O cable can result in a static discharge that may damage or completely destroy the interface product connected to the I/O port.

It is, therefore, extremely important to have high levels of ESD protection on the I/O lines.

It is possible that the ESD discharge could induce latch-up in the device under test. Therefore, it is important that ESD testing on the I/O pins be carried out while device power is applied. This type of testing is more representative of a real-world I/O discharge where the equipment is operating normally when the discharge occurs.




Figure 25. Human Body Model ESD Current Waveform

Table 8. ADM483E ESD Test Results

ESD Test Method	I/O Pins
Human Body Model: Air	±15 kV
Human Body Model: Contact	±8 kV

## APPLICATIONS INFORMATION DIFFERENTIAL DATA TRANSMISSION

Differential data transmission is used to reliably transmit data at high rates over long distances and through noisy environments. Differential transmission nullifies the effects of ground shifts and noise signals that appear as common-mode voltages on the line. There are two main standards approved by the Electronics Industries Association (EIA) that specify the electrical characteristics of transceivers used in differential data transmission.

The RS-422 standard specifies data rates up to 10 MBaud and line lengths up to 4000 feet. A single driver can drive a transmission line with up to 10 receivers.

To accommodate true multipoint communications, the RS-485 standard was defined. This standard meets or exceeds all the requirements of RS-422 and also allows for up to 32 drivers and 32 receivers to be connected to a single bus. An extended common-mode range of -7 V to +12 V is defined. The most significant difference between RS-422 and RS-485 is the fact that the drivers can be disabled, thereby allowing more than one (32, in fact) to be connected to a single line. Only one driver should be enabled at a time, but the RS-485 standard contains additional specifications to guarantee device safety in the event of line contention.

#### **CABLE AND DATA RATE**

The transmission line of choice for RS-485 communications is a twisted pair. Twisted pair cable tends to cancel common-mode noise and also cancels the magnetic fields generated by the current flowing through each wire, thereby reducing the effective inductance of the pair.

A typical application showing a multipoint transmission network is shown in Figure 26. An RS-485 transmission line can have as many as 32 transceivers on the bus. Only one driver can transmit at a particular time, but multiple receivers can be enabled simultaneously.





Figure 26. Typical RS-485 Network

### **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MS-012-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 27. 8-Lead Standard Small Outline Package [SOIC\_N] Narrow Body (R-8)

Dimensions shown in millimeters and (inches)

#### **ORDERING GUIDE**

	_			
Model	Temperature Range	Package Description	Package Option	Ordering Quantity
ADM483EAR	−40°C to +85°C	8-Lead Standard Small Outline Package (SOIC_N)	R-8	
ADM483EAR-REEL	−40°C to +85°C	8-Lead Standard Small Outline Package (SOIC_N)	R-8	2500
ADM483EARZ <sup>1</sup>	-40°C to +85°C	8-Lead Standard Small Outline Package (SOIC_N)	R-8	
ADM483EARZ-REEL <sup>1</sup>	-40°C to +85°C	8-Lead Standard Small Outline Package (SOIC_N)	R-8	2500

<sup>&</sup>lt;sup>1</sup>Z = RoHS Compliant Part.

### **NOTES**

ADM483E				
---------	--	--	--	--

### NOTES

### **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.:

ADM483EAN